# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Dell Inc.

PowerEdge R640 (Intel Xeon Gold 6256, 3.60 GHz)

SPECspeed®2017_fp_base = 123

SPECspeed®2017_fp_peak = 124

**CPU2017 License:** 55
**Test Sponsor:** Dell Inc.
**Tested by:** Dell Inc.

**Test Date:** Jun-2020
**Hardware Availability:** Jul-2020
**Software Availability:** Apr-2020




## Hardware

| | |
|---|---|
| CPU Name: | Intel Xeon Gold 6256 |
| Max MHz: | 4500 |
| Nominal: | 3600 |
| Enabled: | 24 cores, 2 chips |
| Orderable: | 1,2 chips |
| Cache L1: | 32 KB I + 32 KB D on chip per core |
| L2: | 1 MB I+D on chip per core |
| L3: | 33 MB I+D on chip per chip |
| Other: | None |
| Memory: | 384 GB (24 x 16 GB 2Rx8 PC4-2933V-R, running at 2933) |
| Storage: | 1 x 1.92 TB SATA SSD |
| Other: | None |

## Software

| | |
|---|---|
| OS: | Red Hat Enterprise Linux 8.1<br>kernel 4.18.0-147.el8.x86_64 |
| Compiler: | C/C++: Version 19.1.1.217 of Intel C/C++ Compiler for Linux;<br>Fortran: Version 19.1.1.217 of Intel Fortran Compiler for Linux |
| Parallel: | Yes |
| Firmware: | Version 2.7.7 released May-2020 |
| File System: | tmpfs |
| System State: | Run level 3 (multi-user) |
| Base Pointers: | 64-bit |
| Peak Pointers: | 64-bit |
| Other: | None<br>jemalloc memory allocator V5.0.1 |
| Power Management: | BIOS set to prefer performance at the cost of additional power usage. |

# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Dell Inc.

PowerEdge R640 (Intel Xeon Gold 6256, 3.60 GHz)

SPECspeed®2017_fp_base = 123

SPECspeed®2017_fp_peak = 124

**CPU2017 License:** 55
**Test Sponsor:** Dell Inc.
**Tested by:** Dell Inc.

**Test Date:** Jun-2020
**Hardware Availability:** Jul-2020
**Software Availability:** Apr-2020

## Results Table

| Benchmark | Base | | | | | | | Peak | | | | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | Threads | Seconds | Ratio | Seconds | Ratio | Seconds | Ratio | Threads | Seconds | Ratio | Seconds | Ratio | Seconds | Ratio |
| 603.bwaves_s | 24 | **114** | **517** | 114 | 517 | 114 | 517 | 24 | **114** | **517** | 114 | 517 | 114 | 517 |
| 607.cactuBSSN_s | 24 | **128** | **131** | 131 | 128 | 121 | 138 | 24 | **128** | **131** | 131 | 128 | 121 | 138 |
| 619.lbm_s | 24 | 54.4 | 96.3 | **54.5** | **96.1** | 55.0 | 95.3 | 24 | 54.4 | 96.3 | **54.5** | **96.1** | 55.0 | 95.3 |
| 621.wrf_s | 24 | **109** | **121** | 110 | 120 | 109 | 122 | 24 | **109** | **121** | 110 | 120 | 109 | 122 |
| 627.cam4_s | 24 | **113** | **78.2** | 113 | 78.4 | 115 | 77.3 | 24 | **113** | **78.2** | 113 | 78.4 | 115 | 77.3 |
| 628.pop2_s | 24 | 168 | 70.8 | **168** | **70.7** | 170 | 69.8 | 24 | 168 | 70.8 | **168** | **70.7** | 170 | 69.8 |
| 638.imagick_s | 24 | 189 | 76.4 | 188 | 76.8 | **188** | **76.6** | 24 | 189 | 76.4 | 188 | 76.8 | **188** | **76.6** |
| 644.nab_s | 24 | 87.1 | 201 | 87.0 | 201 | **87.1** | **201** | 24 | 82.3 | 212 | 82.3 | 212 | **82.3** | **212** |
| 649.fotonik3d_s | 24 | 102 | 89.5 | **101** | **90.1** | 101 | 90.1 | 24 | 102 | 89.5 | **101** | **90.1** | 101 | 90.1 |
| 654.roms_s | 24 | 117 | 134 | **118** | **134** | 118 | 133 | 24 | 117 | 134 | **118** | **134** | 118 | 133 |

**SPECspeed®2017_fp_base =** **123**

**SPECspeed®2017_fp_peak =** **124**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Operating System Notes

```
Stack size set to unlimited using "ulimit -s unlimited"
```

## Environment Variables Notes

```
Environment variables set by runcpu before the start of the run:
KMP_AFFINITY = "granularity=fine,compact"
LD_LIBRARY_PATH =
     "/mnt/ramdisk/cpu2017-ic19.1u1/lib/intel64:/mnt/ramdisk/cpu2017-ic19.1u1
     /je5.0.1-64"
MALLOC_CONF = "retain:true"
OMP_STACKSIZE = "192M"
```

## General Notes

```
Binaries compiled on a system with 1x Intel Core i9-7980XE CPU + 64GB RAM
memory using Redhat Enterprise Linux 8.0
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)
is mitigated in the system as tested and documented.
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3>       /proc/sys/vm/drop_caches
```

**(Continued on next page)**

## General Notes (Continued)

```
Benchmark run from a 225 GB ramdisk created with the cmd; "mount -t tmpfs -o size=225G tmpfs /mnt/ramdisk"
jemalloc, a general purpose malloc implementation
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5
sources available from jemalloc.net or https://github.com/jemalloc/jemalloc/releases
```

## Platform Notes

```
BIOS settings:
Sub NUMA Cluster disabled
Virtualization Technology disabled
System Profile set to Custom
CPU Performance set to Maximum Performance
C States set to Autonomous
C1E disabled
Uncore Frequency set to Dynamic
Energy Efficiency Policy set to Performance
Memory Patrol Scrub set to standard
Logical Processor disabled
CPU Interconnect Bus Link Power Management disabled
PCI ASPM L1 Link Power Management disabled
UPI Prefetch disabled
LLC Prefetch disabled
Dead Line LLC Alloc enabled
Directory AtoS disabled

Sysinfo program /mnt/ramdisk/cpu2017-ic19.1u1/bin/sysinfo
Rev: r6365 of 2019-08-21 295195f888a3d7edb1e6e46a485a0011
running on rhel-8-1-sut Thu Jun  4 14:27:22 2020

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
   https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
   model name : Intel(R) Xeon(R) Gold 6256 CPU @ 3.60GHz
      2  "physical id"s (chips)
      24 "processors"
   cores, siblings (Caution: counting these is hw and system dependent. The following
   excerpts from /proc/cpuinfo might not be reliable.  Use with caution.)
      cpu cores : 12
      siblings  : 12
      physical 0: cores 0 4 10 13 16 17 19 21 25 26 28 29
      physical 1: cores 0 10 12 13 16 17 19 21 25 26 27 28

From lscpu:
     Architecture:        x86_64
```

**(Continued on next page)**

## Platform Notes (Continued)

```
      CPU op-mode(s):      32-bit, 64-bit
      Byte Order:          Little Endian
      CPU(s):              24
      On-line CPU(s) list: 0-23
      Thread(s) per core:  1
      Core(s) per socket:  12
      Socket(s):           2
      NUMA node(s):        2
      Vendor ID:           GenuineIntel
      CPU family:          6
      Model:               85
      Model name:          Intel(R) Xeon(R) Gold 6256 CPU @ 3.60GHz
      Stepping:            7
      CPU MHz:             1413.049
      CPU max MHz:         4500.0000
      CPU min MHz:         1200.0000
      BogoMIPS:            7200.00
      Virtualization:      VT-x
      L1d cache:           32K
      L1i cache:           32K
      L2 cache:            1024K
      L3 cache:            33792K
      NUMA node0 CPU(s):   0,2,4,6,8,10,12,14,16,18,20,22
      NUMA node1 CPU(s):   1,3,5,7,9,11,13,15,17,19,21,23
      Flags:               fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
      pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
      lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
      aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16
      xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave
      avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 cdp_l3
      invpcid_single intel_ppin ssbd mba ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi
      flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm
      cqm mpx rdt_a avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd
      avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total
      cqm_mbm_local dtherm ida arat pln pts pku ospke avx512_vnni md_clear flush_l1d
      arch_capabilities

  /proc/cpuinfo cache data
     cache size : 33792 KB

  From numactl --hardware  WARNING: a numactl 'node' might or might not correspond to a
  physical chip.
    available: 2 nodes (0-1)
    node 0 cpus: 0 2 4 6 8 10 12 14 16 18 20 22
    node 0 size: 192049 MB
    node 0 free: 181513 MB
    node 1 cpus: 1 3 5 7 9 11 13 15 17 19 21 23
```

**(Continued on next page)**

## Platform Notes (Continued)

```
  node 1 size: 193532 MB
  node 1 free: 187612 MB
  node distances:
  node   0   1
    0:  10  21
    1:  21  10

From /proc/meminfo
   MemTotal:       394836328 kB
   HugePages_Total:       0
   Hugepagesize:       2048 kB

From /etc/*release* /etc/*version*
   os-release:
      NAME="Red Hat Enterprise Linux"
      VERSION="8.1 (Ootpa)"
      ID="rhel"
      ID_LIKE="fedora"
      VERSION_ID="8.1"
      PLATFORM_ID="platform:el8"
      PRETTY_NAME="Red Hat Enterprise Linux 8.1 (Ootpa)"
      ANSI_COLOR="0;31"
   redhat-release: Red Hat Enterprise Linux release 8.1 (Ootpa)
   system-release: Red Hat Enterprise Linux release 8.1 (Ootpa)
   system-release-cpe: cpe:/o:redhat:enterprise_linux:8.1:ga

uname -a:
   Linux rhel-8-1-sut 4.18.0-147.el8.x86_64 #1 SMP Thu Sep 26 15:52:44 UTC 2019 x86_64
   x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-3620 (L1 Terminal Fault):        Not affected
Microarchitectural Data Sampling:         Not affected
CVE-2017-5754 (Meltdown):                 Not affected
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store Bypass disabled
                                           via prctl and seccomp
CVE-2017-5753 (Spectre variant 1):       Mitigation: usercopy/swapgs barriers and __user
                                           pointer sanitization
CVE-2017-5715 (Spectre variant 2):        Mitigation: Enhanced IBRS, IBPB: conditional,
                                           RSB filling

run-level 3 Jun 4 10:45 last=5

SPEC is set to: /mnt/ramdisk/cpu2017-ic19.1u1
   Filesystem     Type   Size  Used Avail Use% Mounted on
   tmpfs          tmpfs  150G   11G  140G   7% /mnt/ramdisk
```

**(Continued on next page)**

## Platform Notes (Continued)

```
 From /sys/devices/virtual/dmi/id
      BIOS:    Dell Inc. 2.7.7 05/04/2020
      Vendor:  Dell Inc.
      Product: PowerEdge R640
      Product Family: PowerEdge
      Serial:  FPFXCH2

 Additional information from dmidecode follows.  WARNING: Use caution when you interpret
 this section. The 'dmidecode' program reads system data which is "intended to allow
 hardware to be accurately determined", but the intent may not be met, as there are
 frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
   Memory:
     10x 002C069D002C 18ASF2G72PDZ-2G9E1 16 GB 2 rank 2933
     4x 00AD00B300AD HMA82GR7CJR8N-WM 16 GB 2 rank 2933
     8x 00AD00B300AD HMA82GR7CJR8N-XN 16 GB 2 rank 3200
     2x 00AD063200AD HMA82GR7CJR8N-WM 16 GB 2 rank 2933

 (End of data from sysinfo program)
```

## Compiler Version Notes

```
==============================================================================
C               | 619.lbm_s(base, peak) 638.imagick_s(base, peak)
                | 644.nab_s(base, peak)
------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C++, C, Fortran | 607.cactuBSSN_s(base, peak)
------------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation.  All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation.  All rights reserved.
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
  64, Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------

==============================================================================
```

**(Continued on next page)**

## Compiler Version Notes (Continued)

```
Fortran          | 603.bwaves_s(base, peak) 649.fotonik3d_s(base, peak)
                 | 654.roms_s(base, peak)
------------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
  64, Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------

==============================================================================
Fortran, C       | 621.wrf_s(base, peak) 627.cam4_s(base, peak)
                 | 628.pop2_s(base, peak)
------------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
  64, Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation.  All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------
```

## Base Compiler Invocation

C benchmarks:
icc

Fortran benchmarks:
ifort

Benchmarks using both Fortran and C:
ifort icc

Benchmarks using Fortran, C, and C++:
icpc icc ifort

## Base Portability Flags

603.bwaves_s: -DSPEC_LP64
607.cactuBSSN_s: -DSPEC_LP64
619.lbm_s: -DSPEC_LP64
621.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAG
628.pop2_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
-assume byterecl

**(Continued on next page)**

## Base Portability Flags (Continued)

638.imagick_s: `-DSPEC_LP64`
644.nab_s: `-DSPEC_LP64`
649.fotonik3d_s: `-DSPEC_LP64`
654.roms_s: `-DSPEC_LP64`

## Base Optimization Flags

C benchmarks:
`-m64 -std=c11 -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP -mbranches-within-32B-boundaries`

Fortran benchmarks:
`-m64 -Wl,-z,muldefs -DSPEC_OPENMP -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -nostandard-realloc-lhs -mbranches-within-32B-boundaries -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc`

Benchmarks using both Fortran and C:
`-m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP -mbranches-within-32B-boundaries -nostandard-realloc-lhs -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc`

Benchmarks using Fortran, C, and C++:
`-m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP -mbranches-within-32B-boundaries -nostandard-realloc-lhs -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc`

## Peak Compiler Invocation

C benchmarks:
`icc`

Fortran benchmarks:
`ifort`

Benchmarks using both Fortran and C:
`ifort icc`

**(Continued on next page)**

## Peak Compiler Invocation (Continued)

Benchmarks using Fortran, C, and C++:
icpc icc ifort

## Peak Portability Flags

Same as Base Portability Flags

## Peak Optimization Flags

C benchmarks:

619.lbm_s: basepeak = yes

638.imagick_s: basepeak = yes

644.nab_s: -m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-mbranches-within-32B-boundaries
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

Fortran benchmarks:

603.bwaves_s: basepeak = yes

649.fotonik3d_s: basepeak = yes

654.roms_s: basepeak = yes

Benchmarks using both Fortran and C:

621.wrf_s: basepeak = yes

627.cam4_s: basepeak = yes

628.pop2_s: basepeak = yes

Benchmarks using Fortran, C, and C++:

607.cactuBSSN_s: basepeak = yes

The flags files that were used to format this result can be browsed at

http://www.spec.org/cpu2017/flags/Intel-ic19.1u1-official-linux64_revA.html
http://www.spec.org/cpu2017/flags/Dell-Platform-Flags-PowerEdge-revE10.html

You can also download the XML flags sources by saving the following links:

http://www.spec.org/cpu2017/flags/Intel-ic19.1u1-official-linux64_revA.xml
http://www.spec.org/cpu2017/flags/Dell-Platform-Flags-PowerEdge-revE10.xml


SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.


For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.


Tested with SPEC CPU®2017 v1.1.0 on 2020-06-04 15:27:21-0400.
Report generated on 2020-06-23 18:08:25 by CPU2017 PS formatter v6255.
Originally published on 2020-06-23.