SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Lenovo Global Technology

ThinkSystem SR570
(3.20 GHz, Intel Xeon Silver 4215R)

SPECspeed®2017_fp_base = 78.9

SPECspeed®2017_fp_peak = Not Run

CPU2017 License: 9017
Test Sponsor: Lenovo Global Technology
Tested by: Lenovo Global Technology

Test Date: Jun-2020
Hardware Availability: Mar-2020
Software Availability: Sep-2019



Hardware

CPU Name:	Intel Xeon Silver 4215R
Max MHz:	4000
Nominal:	3200
Enabled:	16 cores, 2 chips
Orderable:	1,2 chips
Cache L1:	32 KB I + 32 KB D on chip per core
L2:	1 MB I+D on chip per core
L3:	11 MB I+D on chip per chip
Other:	None
Memory:	192 GB (12 x 16 GB 2Rx8 PC4-2933Y-R, running at 2400)
Storage:	1 x 960 GB SATA SSD
Other:	None

Software

OS:	SUSE Linux Enterprise Server 15 SP1 (x86_64) Kernel 4.12.14-195-default
Compiler:	C/C++: Version 19.0.5.281 of Intel C/C++ Compiler for Linux; Fortran: Version 19.0.5.281 of Intel Fortran Compiler for Linux
Parallel:	Yes
Firmware:	Lenovo BIOS Version TEE155L 2.61 released May-2020
File System:	xfs
System State:	Run level 3 (multi-user)
Base Pointers:	64-bit
Peak Pointers:	Not Applicable
Other:	None
Power Management:	BIOS set to prefer performance at the cost of additional power usage

Results Table

Benchmark	Base							Peak						
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
603.bwaves_s	16	**189**	**312**	188	313	190	311							
607.cactuBSSN_s	16	**193**	**86.3**	193	86.6	193	86.2							
619.lbm_s	16	80.5	65.1	78.8	66.5	**78.9**	**66.3**							
621.wrf_s	16	**163**	**81.0**	161	82.1	164	80.9							
627.cam4_s	16	216	41.0	215	41.2	**216**	**41.1**							
628.pop2_s	16	**230**	**51.6**	229	51.8	232	51.2							
638.imagick_s	16	238	60.7	239	60.3	**238**	**60.5**							
644.nab_s	16	150	117	**150**	**117**	150	117							
649.fotonik3d_s	16	**149**	**61.1**	149	61.1	149	61.1							
654.roms_s	16	**223**	**70.7**	223	70.7	223	70.6							

SPECspeed®2017_fp_base = 78.9

SPECspeed®2017_fp_peak = Not Run

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

```
Stack size set to unlimited using "ulimit -s unlimited"
```

Environment Variables Notes

```
Environment variables set by runcpu before the start of the run:
KMP_AFFINITY = "granularity=fine,compact"
LD_LIBRARY_PATH = "/home/cpu2017-1.1.0-ic19.0u5-2/lib/intel64"
OMP_STACKSIZE = "192M"
```

General Notes

```
 Binaries compiled on a system with 1x Intel Core i9-9900K CPU + 64GB RAM
 memory using Redhat Enterprise Linux 8.0
 Transparent Huge Pages enabled by default
 Prior to runcpu invocation
 Filesystem page cache synced and cleared with:
 sync; echo 3>       /proc/sys/vm/drop_caches
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2018-3640 (Spectre variant 3a)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2018-3639 (Spectre variant 4)
```

(Continued on next page)

General Notes (Continued)

```
is mitigated in the system as tested and documented.
```

Platform Notes

```
BIOS configuration:
Choose Operating Mode set to Maximum Performance and then set it to Custom Mode
MONITOR/MWAIT set to Enable
Hyper-Threading set to Disable
Trusted Execution Technology set to Enable
Patrol Scrub set to Disable

 Sysinfo program /home/cpu2017-1.1.0-ic19.0u5-2/bin/sysinfo
 Rev: r6365 of 2019-08-21 295195f888a3d7edb1e6e46a485a0011
 running on linux-rn74 Wed Jun  3 13:57:20 2020

 SUT (System Under Test) info as seen by some common utilities.
 For more information on this section, see
    https://www.spec.org/cpu2017/Docs/config.html#sysinfo

 From /proc/cpuinfo
    model name : Intel(R) Xeon(R) Silver 4215R CPU @ 3.20GHz
       2  "physical id"s (chips)
       16 "processors"
    cores, siblings (Caution: counting these is hw and system dependent. The following
    excerpts from /proc/cpuinfo might not be reliable.  Use with caution.)
       cpu cores : 8
       siblings  : 8
       physical 0: cores 0 1 2 3 4 5 6 7
       physical 1: cores 0 1 2 3 4 5 6 7

 From lscpu:
      Architecture:        x86_64
      CPU op-mode(s):      32-bit, 64-bit
      Byte Order:          Little Endian
      Address sizes:       46 bits physical, 48 bits virtual
      CPU(s):              16
      On-line CPU(s) list: 0-15
      Thread(s) per core:  1
      Core(s) per socket:  8
      Socket(s):           2
      NUMA node(s):        2
      Vendor ID:           GenuineIntel
      CPU family:          6
      Model:               85
      Model name:          Intel(R) Xeon(R) Silver 4215R CPU @ 3.20GHz
      Stepping:            7
```

(Continued on next page)

Platform Notes (Continued)

```
      CPU MHz:               3200.000
      CPU max MHz:           4000.0000
      CPU min MHz:           1000.0000
      BogoMIPS:              6400.00
      Virtualization:        VT-x
      L1d cache:             32K
      L1i cache:             32K
      L2 cache:              1024K
      L3 cache:              11264K
      NUMA node0 CPU(s):     0-7
      NUMA node1 CPU(s):     8-15
      Flags:                 fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
      pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
      lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
      aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16
      xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave
      avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 cdp_l3
      invpcid_single intel_ppin ssbd mba ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi
      flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm
      cqm mpx rdt_a avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd
      avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total
      cqm_mbm_local dtherm ida arat pln pts pku ospke avx512_vnni md_clear flush_l1d
      arch_capabilities

  /proc/cpuinfo cache data
     cache size : 11264 KB

  From numactl --hardware  WARNING: a numactl 'node' might or might not correspond to a
  physical chip.
    available: 2 nodes (0-1)
    node 0 cpus: 0 1 2 3 4 5 6 7
    node 0 size: 96061 MB
    node 0 free: 95760 MB
    node 1 cpus: 8 9 10 11 12 13 14 15
    node 1 size: 96765 MB
    node 1 free: 96252 MB
    node distances:
    node   0   1
      0:  10  21
      1:  21  10

  From /proc/meminfo
     MemTotal:       197455036 kB
     HugePages_Total:       0
     Hugepagesize:       2048 kB

  From /etc/*release* /etc/*version*
```

(Continued on next page)

Platform Notes (Continued)

```
    os-release:
       NAME="SLES"
       VERSION="15-SP1"
       VERSION_ID="15.1"
       PRETTY_NAME="SUSE Linux Enterprise Server 15 SP1"
       ID="sles"
       ID_LIKE="suse"
       ANSI_COLOR="0;32"
       CPE_NAME="cpe:/o:suse:sles:15:sp1"

  uname -a:
     Linux linux-rn74 4.12.14-195-default #1 SMP Tue May 7 10:55:11 UTC 2019 (8fba516)
     x86_64 x86_64 x86_64 GNU/Linux

  Kernel self-reported vulnerability status:

  CVE-2018-3620 (L1 Terminal Fault):        Not affected
  Microarchitectural Data Sampling:         Not affected
  CVE-2017-5754 (Meltdown):                 Not affected
  CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store Bypass disabled
                                            via prctl and seccomp
  CVE-2017-5753 (Spectre variant 1):        Mitigation: __user pointer sanitization
  CVE-2017-5715 (Spectre variant 2):        Mitigation: Enhanced IBRS, IBPB: conditional,
                                            RSB filling

  run-level 3 Jun 3 13:55

  SPEC is set to: /home/cpu2017-1.1.0-ic19.0u5-2
     Filesystem     Type  Size  Used Avail Use% Mounted on
     /dev/sda3      xfs   892G   52G  841G   6% /

  From /sys/devices/virtual/dmi/id
      BIOS:    Lenovo -[TEE155L-2.61]- 05/20/2020
      Vendor:  Lenovo
      Product: ThinkSystem SR570 -[7Y02RCZ000]-
      Product Family: ThinkSystem
      Serial:  1234567890

  Additional information from dmidecode follows.  WARNING: Use caution when you interpret
  this section. The 'dmidecode' program reads system data which is "intended to allow
  hardware to be accurately determined", but the intent may not be met, as there are
  frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
    Memory:
      4x NO DIMM NO DIMM
      12x SK Hynix HMA82GR7CJR8N-WM 16 GB 2 rank 2933

  (End of data from sysinfo program)
```

Compiler Version Notes

```
==============================================================================
C               | 619.lbm_s(base) 638.imagick_s(base) 644.nab_s(base)
------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.0.5.281 Build 20190815
Copyright (C) 1985-2019 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C++, C, Fortran | 607.cactuBSSN_s(base)
------------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.0.5.281 Build 20190815
Copyright (C) 1985-2019 Intel Corporation.  All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.0.5.281 Build 20190815
Copyright (C) 1985-2019 Intel Corporation.  All rights reserved.
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
  64, Version 19.0.5.281 Build 20190815
Copyright (C) 1985-2019 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------

==============================================================================
Fortran         | 603.bwaves_s(base) 649.fotonik3d_s(base) 654.roms_s(base)
------------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
  64, Version 19.0.5.281 Build 20190815
Copyright (C) 1985-2019 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------

==============================================================================
Fortran, C      | 621.wrf_s(base) 627.cam4_s(base) 628.pop2_s(base)
------------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
  64, Version 19.0.5.281 Build 20190815
Copyright (C) 1985-2019 Intel Corporation.  All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.0.5.281 Build 20190815
Copyright (C) 1985-2019 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------
```

Base Compiler Invocation

C benchmarks:
icc

(Continued on next page)

Base Compiler Invocation (Continued)

Fortran benchmarks:
ifort

Benchmarks using both Fortran and C:
ifort icc

Benchmarks using Fortran, C, and C++:
icpc icc ifort

Base Portability Flags

603.bwaves_s: -DSPEC_LP64
607.cactuBSSN_s: -DSPEC_LP64
619.lbm_s: -DSPEC_LP64
621.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAG
628.pop2_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
-assume byterecl
638.imagick_s: -DSPEC_LP64
644.nab_s: -DSPEC_LP64
649.fotonik3d_s: -DSPEC_LP64
654.roms_s: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-m64 -std=c11 -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP

Fortran benchmarks:
-m64 -DSPEC_OPENMP -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp
-nostandard-realloc-lhs

Benchmarks using both Fortran and C:
-m64 -std=c11 -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs

Benchmarks using Fortran, C, and C++:
-m64 -std=c11 -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP

(Continued on next page)

Base Optimization Flags (Continued)

Benchmarks using Fortran, C, and C++ (continued):
`-nostandard-realloc-lhs`

The flags files that were used to format this result can be browsed at
`http://www.spec.org/cpu2017/flags/Intel-ic19.0u5-official-linux64_revD.html`
`http://www.spec.org/cpu2017/flags/Lenovo-Platform-SPECcpu2017-Flags-V1.2-CLX-H.html`

You can also download the XML flags sources by saving the following links:
`http://www.spec.org/cpu2017/flags/Intel-ic19.0u5-official-linux64_revD.xml`
`http://www.spec.org/cpu2017/flags/Lenovo-Platform-SPECcpu2017-Flags-V1.2-CLX-H.xml`

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.0 on 2020-06-03 01:57:19-0400.
Report generated on 2020-06-23 18:08:59 by CPU2017 PS formatter v6255.
Originally published on 2020-06-23.