



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Inspur Corporation

Inspur NF5266M5 (Intel Xeon Silver 4215R)

CPU2017 License: 3358

Test Sponsor: Inspur Corporation

Tested by: Inspur Corporation


**SPECrate®2017\_fp\_base = 108**

**SPECrate®2017\_fp\_peak = 113**

**Test Date:** Jun-2020

**Hardware Availability:** Feb-2020

**Software Availability:** May-2019



— SPECrate®2017\_fp\_base (108)

— SPECrate®2017\_fp\_peak (113)

## Hardware

CPU Name: Intel Xeon Silver 4215R  
 Max MHz: 4000  
 Nominal: 3200  
 Enabled: 16 cores, 2 chips, 2 threads/core  
 Orderable: 1,2 chips  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 1 MB I+D on chip per core  
 L3: 11 MB I+D on chip per chip  
 Other: None  
 Memory: 384 GB (12 x 32 GB 2Rx4 PC4-2933Y-R, running at 2400)  
 Storage: 1 x 10 TB SAS, 7200 RPM, RAID 0  
 Other: None

## OS:

SUSE Linux Enterprise Server 12 SP4  
 4.12.14-94.41-default

## Compiler:

C/C++: Version 19.0.4.227 of Intel C/C++ Compiler Build 20190416 for Linux;  
 Fortran: Version 19.0.4.227 of Intel Fortran Compiler Build 20190416 for Linux

## Parallel:

No

## Firmware:

Version 3.1.3 released Jul-2019

## File System:

xfs

## System State:

Run level 3 (multi-user)

## Base Pointers:

64-bit

## Peak Pointers:

64-bit

## Other:

None

Power Management: BIOS and OS set to prefer performance at the cost of additional power usage.

## Software



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Inspur Corporation

Inspur NF5266M5 (Intel Xeon Silver 4215R)

**SPECrate®2017\_fp\_base = 108**

**SPECrate®2017\_fp\_peak = 113**

CPU2017 License: 3358

Test Date: Jun-2020

Test Sponsor: Inspur Corporation

Hardware Availability: Feb-2020

Tested by: Inspur Corporation

Software Availability: May-2019

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	32	1061	303	<b>1061</b>	<b>303</b>	1061	302	16	<b>521</b>	<b>308</b>	521	308	521	308
507.cactuBSSN_r	32	485	83.6	<b>485</b>	<b>83.5</b>	486	83.4	32	<b>486</b>	<b>83.3</b>	485	83.6	487	83.2
508.namd_r	32	<b>364</b>	<b>83.5</b>	363	83.7	366	83.1	32	359	84.6	361	84.2	<b>360</b>	<b>84.4</b>
510.parest_r	32	1434	58.4	<b>1430</b>	<b>58.5</b>	1430	58.5	16	654	64.0	655	63.9	<b>654</b>	<b>64.0</b>
511.povray_r	32	577	129	<b>576</b>	<b>130</b>	576	130	32	479	156	482	155	<b>482</b>	<b>155</b>
519.lbm_r	32	<b>511</b>	<b>66.0</b>	511	65.9	511	66.0	32	<b>457</b>	<b>73.7</b>	<b>459</b>	<b>73.5</b>	460	73.3
521.wrf_r	32	<b>623</b>	<b>115</b>	618	116	623	115	16	324	111	322	111	<b>323</b>	<b>111</b>
526.blender_r	32	<b>424</b>	<b>115</b>	423	115	424	115	32	<b>423</b>	<b>115</b>	422	115	423	115
527.cam4_r	32	584	95.9	590	94.9	<b>584</b>	<b>95.8</b>	32	563	99.3	565	99.0	<b>565</b>	<b>99.1</b>
538.imagick_r	32	<b>370</b>	<b>215</b>	370	215	375	212	32	372	214	<b>372</b>	<b>214</b>	367	217
544.nab_r	32	<b>304</b>	<b>177</b>	304	177	304	177	32	305	177	304	177	<b>304</b>	<b>177</b>
549.fotonik3d_r	32	1240	101	<b>1235</b>	<b>101</b>	1227	102	32	1232	101	<b>1249</b>	<b>99.8</b>	1249	99.8
554.roms_r	32	<b>1015</b>	<b>50.1</b>	1015	50.1	1015	50.1	16	413	61.5	<b>413</b>	<b>61.5</b>	411	61.9

**SPECrate®2017\_fp\_base = 108**

**SPECrate®2017\_fp\_peak = 113**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"  
SCALING\_GOVERNOR set to Performance

## Environment Variables Notes

Environment variables set by runcpu before the start of the run:  
LD\_LIBRARY\_PATH = "/home/CPU2017/lib/intel64"

## General Notes

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM  
memory using Redhat Enterprise Linux 7.5  
Transparent Huge Pages enabled by default  
Prior to runcpu invocation  
Filesystem page cache synced and cleared with:  
sync; echo 3> /proc/sys/vm/drop\_caches

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Inspur Corporation

Inspur NF5266M5 (Intel Xeon Silver 4215R)

CPU2017 License: 3358

Test Sponsor: Inspur Corporation

Tested by: Inspur Corporation

SPECrate®2017\_fp\_base = 108

SPECrate®2017\_fp\_peak = 113

Test Date: Jun-2020

Hardware Availability: Feb-2020

Software Availability: May-2019

## General Notes (Continued)

runcpu command invoked through numactl i.e.:  
numactl --interleave=all runcpu <etc>

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

## Platform Notes

BIOS configuration:

ENERGY\_PERF\_BIAS\_CFG mode set to Performance

Hardware Prefetch set to Disable

VT Support set to Disable

C1E Support set to Disable

IMC (Integrated memory controller) Interleaving set to 1-way

Sub NUMA Cluster (SNC) set to Enable

Sysinfo program /home/CPU2017/bin/sysinfo  
Rev: r6365 of 2019-08-21 295195f888a3d7edb1e6e46a485a0011  
running on linux-0ot2 Tue Jun 2 07:42:47 2020

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

```
model name : Intel(R) Xeon(R) Silver 4215R CPU @ 3.20GHz
  2 "physical id"s (chips)
  32 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  cpu cores : 8
  siblings   : 16
  physical 0: cores 0 1 2 3 4 5 6 7
  physical 1: cores 0 1 2 3 4 5 6 7
```

From lscpu:

Architecture:	x86_64
CPU op-mode(s):	32-bit, 64-bit
Byte Order:	Little Endian
CPU(s):	32
On-line CPU(s) list:	0-31

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Inspur Corporation

Inspur NF5266M5 (Intel Xeon Silver 4215R)

CPU2017 License: 3358

Test Sponsor: Inspur Corporation

Tested by: Inspur Corporation

SPECrate®2017\_fp\_base = 108

SPECrate®2017\_fp\_peak = 113

Test Date: Jun-2020

Hardware Availability: Feb-2020

Software Availability: May-2019

## Platform Notes (Continued)

Thread(s) per core: 2  
Core(s) per socket: 8  
Socket(s): 2  
NUMA node(s): 2  
Vendor ID: GenuineIntel  
CPU family: 6  
Model: 85  
Model name: Intel(R) Xeon(R) Silver 4215R CPU @ 3.20GHz  
Stepping: 7  
CPU MHz: 3200.000  
CPU max MHz: 4000.0000  
CPU min MHz: 1000.0000  
BogoMIPS: 6400.00  
Virtualization: VT-x  
L1d cache: 32K  
L1i cache: 32K  
L2 cache: 1024K  
L3 cache: 11264K  
NUMA node0 CPU(s): 0-7,16-23  
NUMA node1 CPU(s): 8-15,24-31  
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant\_tsc art arch\_perfmon pebs bts rep\_good nopl xtopology nonstop\_tsc cpuid aperfmpfperf pni pclmulqdq dtes64 ds\_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4\_1 sse4\_2 x2apic movbe popcnt tsc\_deadline\_timer aes xsave avx f16c rdrand lahf\_lm abm 3dnowprefetch cpuid\_fault epb cat\_l3 cdp\_l3 invpcid\_single intel\_ppin ssbd mba ibrs ibpb stibp tpr\_shadow vnmi flexpriority ept vpid fsgsbase tsc\_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx rdt\_a avx512f avx512dq rdseed adx smap clflushopt clwb intel\_pt avx512cd avx512bw avx512vl xsaveopt xsaved xgetbv1 xsaves cqm\_llc cqm\_occup\_llc cqm\_mbm\_total cqm\_mbm\_local dtherm ida arat pln pts pku ospke avx512\_vnni flush\_l1d arch\_capabilities

/proc/cpuinfo cache data  
cache size : 11264 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

available: 2 nodes (0-1)  
node 0 cpus: 0 1 2 3 4 5 6 7 16 17 18 19 20 21 22 23  
node 0 size: 191997 MB  
node 0 free: 178036 MB  
node 1 cpus: 8 9 10 11 12 13 14 15 24 25 26 27 28 29 30 31  
node 1 size: 193324 MB  
node 1 free: 185968 MB  
node distances:  
node 0 1  
0: 10 21

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Inspur Corporation

SPECrate®2017\_fp\_base = 108

Inspur NF5266M5 (Intel Xeon Silver 4215R)

SPECrate®2017\_fp\_peak = 113

CPU2017 License: 3358

Test Date: Jun-2020

Test Sponsor: Inspur Corporation

Hardware Availability: Feb-2020

Tested by: Inspur Corporation

Software Availability: May-2019

## Platform Notes (Continued)

1: 21 10

```
From /proc/meminfo
MemTotal:      394570176 kB
HugePages_Total:       0
Hugepagesize:     2048 kB
```

```
/usr/bin/lsb_release -d
SUSE Linux Enterprise Server 12 SP4
```

```
From /etc/*release* /etc/*version*
SuSE-release:
    SUSE Linux Enterprise Server 12 (x86_64)
    VERSION = 12
    PATCHLEVEL = 4
    # This file is deprecated and will be removed in a future service pack or release.
    # Please check /etc/os-release for details about this release.
os-release:
    NAME="SLES"
    VERSION="12-SP4"
    VERSION_ID="12.4"
    PRETTY_NAME="SUSE Linux Enterprise Server 12 SP4"
    ID="sles"
    ANSI_COLOR="0;32"
    CPE_NAME="cpe:/o:suse:sles:12:sp4"
```

```
uname -a:
Linux linux-0ot2 4.12.14-94.41-default #1 SMP Wed Oct 31 12:25:04 UTC 2018 (3090901)
x86_64 x86_64 x86_64 GNU/Linux
```

Kernel self-reported vulnerability status:

CVE-2018-3620 (L1 Terminal Fault):	Not affected
Microarchitectural Data Sampling:	No status reported
CVE-2017-5754 (Meltdown):	Not affected
CVE-2018-3639 (Speculative Store Bypass):	Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1):	Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2):	Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS_FW

run-level 3 Jun 1 23:55 last=5

SPEC is set to: /home/CPU2017

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/sda4	xfs	9.1T	38G	9.1T	1%	/home

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Inspur Corporation

Inspur NF5266M5 (Intel Xeon Silver 4215R)

SPECrate®2017\_fp\_base = 108

SPECrate®2017\_fp\_peak = 113

CPU2017 License: 3358

Test Sponsor: Inspur Corporation

Tested by: Inspur Corporation

Test Date: Jun-2020

Hardware Availability: Feb-2020

Software Availability: May-2019

## Platform Notes (Continued)

From /sys/devices/virtual/dmi/id

BIOS: American Megatrends Inc. 3.1.3 07/04/2019

Vendor: Inspur

Product: NF5266M5

Serial: 219692923

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:

12x Micron 36ASF4G72PZ-2G9E2 32 GB 2 rank 2933, configured at 2400

(End of data from sysinfo program)

## Compiler Version Notes

=====

C | 519.lbm\_r(base, peak) 538.imagick\_r(base, peak)  
| 544.nab\_r(base, peak)

=====

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

=====

=====

C++ | 508.namd\_r(base, peak) 510.parest\_r(base, peak)

=====

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

=====

=====

C++, C | 511.povray\_r(base, peak) 526.blender\_r(base, peak)

=====

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

=====

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Inspur Corporation

Inspur NF5266M5 (Intel Xeon Silver 4215R)

SPECrate®2017\_fp\_base = 108

SPECrate®2017\_fp\_peak = 113

CPU2017 License: 3358

Test Date: Jun-2020

Test Sponsor: Inspur Corporation

Hardware Availability: Feb-2020

Tested by: Inspur Corporation

Software Availability: May-2019

## Compiler Version Notes (Continued)

C++, C, Fortran | 507.cactuBSSN\_r(base, peak)

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,

Version 19.0.4.227 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,

Version 19.0.4.227 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

=====  
Fortran | 503.bwaves\_r(base, peak) 549.fotonik3d\_r(base, peak)  
| 554.roms\_r(base, peak)

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

=====  
Fortran, C | 521.wrf\_r(base, peak) 527.cam4\_r(base, peak)

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

## Base Compiler Invocation

C benchmarks:

icc

C++ benchmarks:

icpc

Fortran benchmarks:

ifort

Benchmarks using both Fortran and C:

ifort icc

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Inspur Corporation

Inspur NF5266M5 (Intel Xeon Silver 4215R)

CPU2017 License: 3358

Test Sponsor: Inspur Corporation

Tested by: Inspur Corporation

SPECrate®2017\_fp\_base = 108

SPECrate®2017\_fp\_peak = 113

Test Date: Jun-2020

Hardware Availability: Feb-2020

Software Availability: May-2019

## Base Compiler Invocation (Continued)

Benchmarks using both C and C++:

```
icpc icc
```

Benchmarks using Fortran, C, and C++:

```
icpc icc ifort
```

## Base Portability Flags

```
503.bwaves_r: -DSPEC_LP64
507.cactuBSSN_r: -DSPEC_LP64
508.namd_r: -DSPEC_LP64
510.parest_r: -DSPEC_LP64
511.povray_r: -DSPEC_LP64
519.lbm_r: -DSPEC_LP64
521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsigned-char
527.cam4_r: -DSPEC_LP64 -DSPEC_CASE_FLAG
538.imagick_r: -DSPEC_LP64
544.nab_r: -DSPEC_LP64
549.fotonik3d_r: -DSPEC_LP64
554.roms_r: -DSPEC_LP64
```

## Base Optimization Flags

C benchmarks:

```
-m64 -std=c11 -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
-finite-math-only -qopt-mem-layout-trans=4
```

C++ benchmarks:

```
-m64 -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
-finite-math-only -qopt-mem-layout-trans=4
```

Fortran benchmarks:

```
-m64 -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
-finite-math-only -qopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs -align array32byte
```

Benchmarks using both Fortran and C:

```
-m64 -std=c11 -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
-finite-math-only -qopt-mem-layout-trans=4 -auto
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Inspur Corporation

SPECrate®2017\_fp\_base = 108

Inspur NF5266M5 (Intel Xeon Silver 4215R)

SPECrate®2017\_fp\_peak = 113

CPU2017 License: 3358

Test Date: Jun-2020

Test Sponsor: Inspur Corporation

Hardware Availability: Feb-2020

Tested by: Inspur Corporation

Software Availability: May-2019

## Base Optimization Flags (Continued)

Benchmarks using both Fortran and C (continued):

-nostandard-realloc-lhs -align array32byte

Benchmarks using both C and C++:

-m64 -std=c11 -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4

Benchmarks using Fortran, C, and C++:

-m64 -std=c11 -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -auto  
-nostandard-realloc-lhs -align array32byte

## Peak Compiler Invocation

C benchmarks:

icc

C++ benchmarks:

icpc

Fortran benchmarks:

ifort

Benchmarks using both Fortran and C:

ifort icc

Benchmarks using both C and C++:

icpc icc

Benchmarks using Fortran, C, and C++:

icpc icc ifort

## Peak Portability Flags

Same as Base Portability Flags

## Peak Optimization Flags

C benchmarks:

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Inspur Corporation

Inspur NF5266M5 (Intel Xeon Silver 4215R)

SPECrate®2017\_fp\_base = 108

SPECrate®2017\_fp\_peak = 113

CPU2017 License: 3358

Test Sponsor: Inspur Corporation

Tested by: Inspur Corporation

Test Date: Jun-2020

Hardware Availability: Feb-2020

Software Availability: May-2019

## Peak Optimization Flags (Continued)

519.lbm\_r: -m64 -std=c11 -prof-gen(pass 1) -prof-use(pass 2) -ipo  
-xCORE-AVX2 -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4

538.imagick\_r: -m64 -std=c11 -xCORE-AVX2 -ipo -O3 -no-prec-div  
-qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4

544.nab\_r: Same as 538.imagick\_r

C++ benchmarks:

508.namd\_r: -m64 -prof-gen(pass 1) -prof-use(pass 2) -ipo  
-xCORE-AVX2 -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4

510.parest\_r: -m64 -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4

Fortran benchmarks:

503.bwaves\_r: -m64 -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -auto  
-nostandard-realloc-lhs -align array32byte

549.fotonik3d\_r: Same as 503.bwaves\_r

554.roms\_r: -m64 -prof-gen(pass 1) -prof-use(pass 2) -ipo  
-xCORE-AVX2 -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -auto  
-nostandard-realloc-lhs -align array32byte

Benchmarks using both Fortran and C:

-m64 -std=c11 -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2  
-O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs  
-align array32byte

Benchmarks using both C and C++:

511.povray\_r: -m64 -std=c11 -prof-gen(pass 1) -prof-use(pass 2) -ipo  
-xCORE-AVX2 -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4

526.blender\_r: -m64 -std=c11 -xCORE-AVX2 -ipo -O3 -no-prec-div  
-qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Inspur Corporation

SPECrate®2017\_fp\_base = 108

Inspur NF5266M5 (Intel Xeon Silver 4215R)

SPECrate®2017\_fp\_peak = 113

CPU2017 License: 3358

Test Date: Jun-2020

Test Sponsor: Inspur Corporation

Hardware Availability: Feb-2020

Tested by: Inspur Corporation

Software Availability: May-2019

## Peak Optimization Flags (Continued)

Benchmarks using Fortran, C, and C++:

```
-m64 -std=c11 -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -auto  
-nostandard-realloc-lhs -align array32byte
```

The flags files that were used to format this result can be browsed at

[http://www.spec.org/cpu2017/flags/Intel-ic19.lul-official-linux64\\_revA.html](http://www.spec.org/cpu2017/flags/Intel-ic19.lul-official-linux64_revA.html)  
<http://www.spec.org/cpu2017/flags/Inspur-Platform-Settings-V1.9.html>

You can also download the XML flags sources by saving the following links:

[http://www.spec.org/cpu2017/flags/Intel-ic19.lul-official-linux64\\_revA.xml](http://www.spec.org/cpu2017/flags/Intel-ic19.lul-official-linux64_revA.xml)  
<http://www.spec.org/cpu2017/flags/Inspur-Platform-Settings-V1.9.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.1.0 on 2020-06-01 19:42:46-0400.

Report generated on 2020-07-07 14:29:05 by CPU2017 PDF formatter v6255.

Originally published on 2020-07-07.