Inspur Corporation

Inspur NF5266M5 (Intel Xeon Silver 4216)

Copyright 2017-2020 Standard Performance Evaluation Corporation

**SPEC CPU®2017 Integer Rate Result**

**SPECrates®2017_int_base = 181**

**SPECrates®2017_int_peak = 187**

**CPU2017 License:** 3358

**Test Sponsor:** Inspur Corporation

**Test Date:** Jul-2020

**Hardware Availability:** Apr-2019

**Tested by:** Inspur Corporation

**Software Availability:** Apr-2020

**Test Sponsor:** Inspur Corporation

<table>
<thead>
<tr>
<th>Software</th>
<th>CPU Name: Intel Xeon Silver 4216</th>
</tr>
</thead>
<tbody>
<tr>
<td>OS:</td>
<td>Red Hat Enterprise Linux release 8.1 (Ootpa)</td>
</tr>
<tr>
<td>Parallel:</td>
<td>No</td>
</tr>
<tr>
<td>System State:</td>
<td>Run level 3 (multi-user)</td>
</tr>
<tr>
<td>File System:</td>
<td>xfs</td>
</tr>
<tr>
<td>Power Management:</td>
<td>BIOS and OS set to prefer performance at the cost of additional power usage.</td>
</tr>
</tbody>
</table>

**Hardware**

CPU Name: Intel Xeon Silver 4216

Max MHz: 3200

Nominal: 2100

Enabled: 32 cores, 2 chips, 2 threads/core

Orderable: 1.2 chips

Cache L1: 32 KB I + 32 KB D on chip per core

L2: 1 MB I+D on chip per core

L3: 22 MB I+D on chip per chip

Other: None

Memory: 384 GB (12 x 32 GB 2Rx4 PC4-2933Y-R, running at 2400)

Storage: 1 x 10 TB SAS, 7200 RPM, RAID 0

Other: None

**Software**

OS: Red Hat Enterprise Linux release 8.1 (Ootpa) 4.18.0-147.el8.x86_64


Parallel: No

Firmware: Version 3.1.3 released Jul-2019

System State: Run level 3 (multi-user)

Base Pointers: 64-bit

Peak Pointers: 32/64-bit

Other: jemalloc memory allocator V5.0.1

Power Management: BIOS and OS set to prefer performance at the cost of additional power usage.
Inspur Corporation
Inspur NF5266M5 (Intel Xeon Silver 4216)

SPEC CPU® 2017 Integer Rate Result
Copyright 2017-2020 Standard Performance Evaluation Corporation

SPECrate®2017_int_base = 181
SPECrate®2017_int_peak = 187

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>500.perlbench_r</td>
<td>64</td>
<td>843</td>
<td>121</td>
<td>841</td>
<td>121</td>
<td>841</td>
<td>121</td>
</tr>
<tr>
<td>502.gcc_r</td>
<td>64</td>
<td>632</td>
<td>143</td>
<td>629</td>
<td>144</td>
<td>625</td>
<td>145</td>
</tr>
<tr>
<td>505.mcf_r</td>
<td>64</td>
<td>344</td>
<td>301</td>
<td>337</td>
<td>307</td>
<td>341</td>
<td>303</td>
</tr>
<tr>
<td>520.omnetpp_r</td>
<td>64</td>
<td>673</td>
<td>125</td>
<td>672</td>
<td>125</td>
<td>672</td>
<td>125</td>
</tr>
<tr>
<td>523.xalanbmk_r</td>
<td>64</td>
<td>288</td>
<td>235</td>
<td>288</td>
<td>235</td>
<td>288</td>
<td>235</td>
</tr>
<tr>
<td>525.x264_r</td>
<td>64</td>
<td>315</td>
<td>356</td>
<td>307</td>
<td>365</td>
<td>312</td>
<td>360</td>
</tr>
<tr>
<td>531.deepsjeng_r</td>
<td>64</td>
<td>524</td>
<td>140</td>
<td>525</td>
<td>140</td>
<td>525</td>
<td>140</td>
</tr>
<tr>
<td>541.leela_r</td>
<td>64</td>
<td>807</td>
<td>131</td>
<td>809</td>
<td>131</td>
<td>781</td>
<td>136</td>
</tr>
<tr>
<td>548.exchange2_r</td>
<td>64</td>
<td>503</td>
<td>333</td>
<td>503</td>
<td>333</td>
<td>502</td>
<td>334</td>
</tr>
<tr>
<td>557.xz_r</td>
<td>64</td>
<td>633</td>
<td>109</td>
<td>634</td>
<td>109</td>
<td>634</td>
<td>109</td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Compiler Notes
The inconsistent Compiler version information under Compiler Version section is due to a discrepancy in Intel Compiler.
The correct version of C/C++ compiler is: Version 19.1.1.217 Build 20200306 Compiler for Linux
The correct version of Fortran compiler is: Version 19.1.1.217 Build 20200306 Compiler for Linux

Submit Notes
The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor.
For details, please see the config file.

Operating System Notes
Stack size set to unlimited using "ulimit -s unlimited"
SCALING_GOVERNOR set to Performance

Environment Variables Notes
Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = 
"/home/CPU2017/lib/intel64:/home/CPU2017/lib/ia32:/home/CPU2017/je5.0.1-32"
MALLOC_CONF = "retain:true"
Inspur Corporation

Inspur NF5266M5 (Intel Xeon Silver 4216)

SPEC CPU®2017 Integer Rate Result

SPECrate®2017_int_base = 181
SPECrate®2017_int_peak = 187

CPU2017 License: 3358
Test Sponsor: Inspur Corporation
Tested by: Inspur Corporation

General Notes

Binaries compiled on a system with 1x Intel Core i9-7980XE CPU + 64GB RAM
memory using Redhat Enterprise Linux 8.0
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesytem page cache synced and cleared with:
  sync; echo 3>/proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
  numactl --interleave=all runcpu <etc>

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation
built with the RedHat Enterprise 7.5,
and the system compiler gcc 4.8.5;
sources available from jemalloc.net or

Platform Notes

BIOS configuration:
ENERGY_PERF_BIAS_CFG mode set to Performance
Hardware Prefetch set to Disable
VT Support set to Disable
C1E Support set to Disable
IMC (Integrated memory controller) Interleaving set to 1-way
Sub NUMA Cluster (SNC) set to Enable

Sysinfo program /home/CPU2017/bin/sysinfo
Rev: r6365 of 2019-08-21 295195f888a3d7edble6e46a485a0011
running on localhost.localdomain Mon Jul 13 12:33:55 2020

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
  model name : Intel(R) Xeon(R) Silver 4216 CPU @ 2.10GHz
  2 "physical id"s (chips)
  64 "processors"
  cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

(Continued on next page)
SPEC CPU®2017 Integer Rate Result

Inspur Corporation

Inspur NF5266M5 (Intel Xeon Silver 4216)

SPECrate®2017_int_base = 181
SPECrate®2017_int_peak = 187

CPU2017 License: 3358
Test Sponsor: Inspur Corporation
Test Date: Jul-2020
Tested by: Inspur Corporation
Hardware Availability: Apr-2019
Software Availability: Apr-2020

Platform Notes (Continued)

cpu cores : 16
siblings : 32
physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

From lscpu:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 64
On-line CPU(s) list: 0-63
Thread(s) per core: 2
Core(s) per socket: 16
Socket(s): 2
NUMA node(s): 2
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Silver 4216 CPU @ 2.10GHz
Stepping: 7
CPU MHz: 2700.031
CPU max MHz: 3200.0000
CPU min MHz: 800.0000
BogoMIPS: 4200.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 22528K
NUMA node0 CPU(s): 0-15, 32-47
NUMA node1 CPU(s): 16-31, 48-63
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdelgb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
apeffmperf pni pclmulqdq dtses64 ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm
pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes avx avx f16c
rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 cdp_l3 invpcid_single
intel_puin ssbd mba ibrs ibpb stibp ibrs_enhanced tpr_shadow vmni flexpriority ept
vpid fsgsbase tsc_adjust bni1 hle avx2 smep bmi2 emms invpd crq mpx rdts_a
avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl
xsaveopt xsave xgetbv1 xsaves cqm LLC cqm_occuc LLC cqm_mmm_total cqm_mmm_local
dtherm ida arat pte pke ospke avx512_vnni md_clear flush_lid arch_capabilities

/proc/cpuinfo cache data
cache size : 22528 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a

(Continued on next page)
Inspur Corporation
Inspur NF5266M5 (Intel Xeon Silver 4216)

CPU2017 License: 3358
Test Sponsor: Inspur Corporation
Tested by: Inspur Corporation

SPECrate®2017_int_base = 181
SPECrate®2017_int_peak = 187

Test Date: Jul-2020
Hardware Availability: Apr-2019
Software Availability: Apr-2020

Platform Notes (Continued)

physical chip.
  available: 2 nodes (0-1)
  node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 32 33 34 35 36 37 38 39 40 41 42 43
                     44 45 46 47
  node 0 size: 192076 MB
  node 0 free: 182840 MB
  node 1 cpus: 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 48 49 50 51 52 53 54 55 56
                     57 58 59 60 61 62 63
  node 1 size: 193529 MB
  node 1 free: 193069 MB
  node distances:
    node   0   1
    0:  10  21
    1:  21  10

From /proc/meminfo
  MemTotal:       394860612 kB
  HugePages_Total:       0
  Hugepagesize:       2048 kB

From /etc/*release* /etc/*version*
  os-release:
    NAME="Red Hat Enterprise Linux"
    VERSION="8.1 (Ootpa)"
    ID="rhel"
    ID_LIKE="fedora"
    VERSION_ID="8.1"
    PLATFORM_ID="platform:el8"
    PRETTY_NAME="Red Hat Enterprise Linux 8.1 (Ootpa)"
    ANSI_COLOR="0;31"
  redhat-release: Red Hat Enterprise Linux release 8.1 (Ootpa)
  system-release: Red Hat Enterprise Linux release 8.1 (Ootpa)
  system-release-cpe: cpe:/o:redhat:enterprise_linux:8.1:ga

uname -a:
  Linux localhost.localdomain 4.18.0-147.el8.x86_64 #1 SMP Thu Sep 26 15:52:44 UTC 2019
  x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-3620 (L1 Terminal Fault): Not affected
Microarchitectural Data Sampling: Not affected
CVE-2017-5754 (Meltdown): Not affected
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1): Mitigation: usercopy/swapgs barriers and __user pointer sanitization

(Continued on next page)
Inspur Corporation

Inspur NF5266M5 (Intel Xeon Silver 4216)

SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

SPECrate®2017_int_base = 181
SPECrate®2017_int_peak = 187

CPU2017 License: 3358
Test Sponsor: Inspur Corporation
Tested by: Inspur Corporation

Test Date: Jul-2020
Hardware Availability: Apr-2019
Software Availability: Apr-2020

Platform Notes (Continued)

CVE-2017-5715 (Spectre variant 2): Mitigation: Enhanced IBRS, IBPB: conditional, RSB filling
run-level 3 Jul 13 12:15

SPEC is set to: /home/CPU2017
Filesystem Type Size Used Avail Use% Mounted on
/dev/mapper/rhel-home xfs 9.1T 73G 9.0T 1% /home

From /sys/devices/virtual/dmi/id
BIOS: American Megatrends Inc. 3.1.3 07/04/2019
Vendor: Inspur
Product: NF5266M5
Serial: 219692923

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
Memory:
12x Micron 36ASF4G72PZ-2G9E2 32 GB 2 rank 2933

(End of data from sysinfo program)

Compiler Version Notes

------------------------------------------------------------------------------
C       | 502.gcc_r(peak)
------------------------------------------------------------------------------
Intel(R) C Compiler for applications running on IA-32, Version 2021.1 NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

------------------------------------------------------------------------------
C       | 500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base, peak)
| 525.x264_r(base, peak) 557.xz_r(base)
------------------------------------------------------------------------------
Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1 NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

C       | 500.perlbench_r(peak) 557.xz_r(peak)
------------------------------------------------------------------------------

(Continued on next page)
## SPEC CPU®2017 Integer Rate Result

**Inspur Corporation**

**Inspur NF5266M5 (Intel Xeon Silver 4216)**

<table>
<thead>
<tr>
<th>SPECrate®2017_int_base</th>
<th>181</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate®2017_int_peak</td>
<td>187</td>
</tr>
</tbody>
</table>

**CPU2017 License:** 3358

**Test Sponsor:** Inspur Corporation

**Tested by:** Inspur Corporation

**Test Date:** Jul-2020

**Hardware Availability:** Apr-2019

**Software Availability:** Apr-2020

### Compiler Version Notes (Continued)

```
Intel(R) C Compiler for applications running on Intel(R) 64, Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
```

---

```
C       | 502.gcc_r(peak)
```

---

```
Intel(R) C Compiler for applications running on IA-32, Version 2021.1 NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
```

---

```
C       | 500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base, peak) 525.x264_r(base, peak) 557.xz_r(base)
```

---

```
Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1 NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
```

---

```
C       | 500.perlbench_r(peak) 557.xz_r(peak)
```

---

```
Intel(R) C Compiler for applications running on Intel(R) 64, Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
```

---

```
C       | 502.gcc_r(peak)
```

---

```
Intel(R) C Compiler for applications running on IA-32, Version 2021.1 NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
```

---

```
C       | 500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base, peak) 525.x264_r(base, peak) 557.xz_r(base)
```

---

```
Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1 NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
```

(Continued on next page)
Inspur Corporation

Inspur NF5266M5 (Intel Xeon Silver 4216)

SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Inspur Corporation

Inspur NF5266M5 (Intel Xeon Silver 4216)

SPECrate®2017_int_base = 181

SPECrate®2017_int_peak = 187

CPU2017 License: 3358
Test Sponsor: Inspur Corporation
Tested by: Inspur Corporation

Test Date: Jul-2020
Hardware Availability: Apr-2019
Software Availability: Apr-2020

Compiler Version Notes (Continued)

==============================================================================
C       | 500.perlbench_r(peak) 557.xz_r(peak)
-----------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
-----------------------------------------------------------------------------

==============================================================================
C++     | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base, peak)
| 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)
-----------------------------------------------------------------------------
Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
-----------------------------------------------------------------------------

==============================================================================
Fortran | 548.exchange2_r(base, peak)
-----------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:
icc
C++ benchmarks:
icpc
Fortran benchmarks:
ifort

Base Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -DSPEC_LP64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX

(Continued on next page)
Insapur Corporation

Inspur NF5266M5 (Intel Xeon Silver 4216)

SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

SPECrates®2017_int_base = 181
SPECrates®2017_int_peak = 187

CPU2017 License: 3358
Test Sponsor: Inspur Corporation
Tested by: Inspur Corporation

Test Date: Jul-2020
Hardware Availability: Apr-2019
Software Availability: Apr-2020

Base Portability Flags (Continued)

525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.llela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
  -m64 -qnextgen -std=c11
  -Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs
  -xCORE-AVX512 -O3 -ffast-math -flto -mfpmath=sse -funroll-loops
  -fuse-ld=gold -qopt-mem-layout-trans=4
  -L/usr/local/IntelCompiler19/compilers_and_libraries_2020.1.217/linux/compiler/lib/intel64_lin
  -lqkmalloc

C++ benchmarks:
  -m64 -qnextgen -Wl,-plugin-opt=-x86-branches-within-32B-boundaries
  -Wl,-z,muldefs -xCORE-AVX512 -O3 -ffast-math -flto -mfpmath=sse
  -funroll-loops -fuse-ld=gold -qopt-mem-layout-trans=4
  -L/usr/local/IntelCompiler19/compilers_and_libraries_2020.1.217/linux/compiler/lib/intel64_lin
  -lqkmalloc

Fortran benchmarks:
  -m64 -Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs
  -xCORE-AVX512 -O3 -ipo -no-prec-div -qopt-mem-layout-trans=4
  -nostandard-realloc-lhs -align array32byte -auto
  -mbranches-within-32B-boundaries
  -L/usr/local/IntelCompiler19/compilers_and_libraries_2020.1.217/linux/compiler/lib/intel64_lin
  -lqkmalloc

Peak Compiler Invocation

C benchmarks:
  icc

C++ benchmarks:
  icpc

Fortran benchmarks:
  ifort
SPEC CPU®2017 Integer Rate Result

Inspur Corporation

Inspur NF5266M5 (Intel Xeon Silver 4216)

SPECrate®2017_int_base = 181
SPECrate®2017_int_peak = 187

CPU2017 License: 3358
Test Sponsor: Inspur Corporation
Tested by: Inspur Corporation

Test Date: Jul-2020
Hardware Availability: Apr-2019
Software Availability: Apr-2020

Peak Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -D_FILE_OFFSET_BITS=64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64

(Continued on next page)
## SPEC CPU®2017 Integer Rate Result

**Inspur Corporation**

**Inspur NF5266M5 (Intel Xeon Silver 4216)**

<table>
<thead>
<tr>
<th>SPECrate®2017_int_base</th>
<th>SPECrate®2017_int_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>181</td>
<td>187</td>
</tr>
</tbody>
</table>

**CPU2017 License:** 3358  
**Test Sponsor:** Inspur Corporation  
**Tested by:** Inspur Corporation  
**Test Date:** Jul-2020  
**Hardware Availability:** Apr-2019  
**Software Availability:** Apr-2020

### Peak Optimization Flags (Continued)

557.xz_r (continued):
- `-lqkmalloc`

C++ benchmarks:
- 520.omnetpp_r: basepeak = yes
- 523.xalancbmk_r: basepeak = yes
- 531.deepsjeng_r: basepeak = yes
- 541.leela_r: basepeak = yes

Fortran benchmarks:
- 548.exchange2_r: basepeak = yes

The flags files that were used to format this result can be browsed at

You can also download the XML flags sources by saving the following links: