SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Dell Inc.

PowerEdge T640 (Intel Xeon Gold 5218R, 2.10 GHz)

SPECspeed®2017_int_base = 11.1

SPECspeed®2017_int_peak = 11.3

CPU2017 License: 55
Test Sponsor: Dell Inc.
Tested by: Dell Inc.

Test Date: May-2020
Hardware Availability: Feb-2020
Software Availability: Apr-2020



Hardware

CPU Name:	Intel Xeon Gold 5218R
Max MHz:	4000
Nominal:	2100
Enabled:	40 cores, 2 chips, 2 threads/core
Orderable:	1,2 chips
Cache L1:	32 KB I + 32 KB D on chip per core
L2:	1 MB I+D on chip per core
L3:	27.5 MB I+D on chip per chip
Other:	None
Memory:	384 GB (24 x 16 GB 2Rx8 PC4-2933Y-R, running at 2666)
Storage:	1 x 1.92 TB SATA SSD
Other:	None

Software

OS:	Red Hat Enterprise Linux 8.1 kernel 4.18.0-147.8.1.el8_1.x86_64
Compiler:	C/C++: Version 19.1.1.217 of Intel C/C++ Compiler for Linux; Fortran: Version 19.1.1.217 of Intel Fortran Compiler for Linux
Parallel:	Yes
Firmware:	Version 2.7.7 released May-2020
File System:	xfs
System State:	Run level 3 (multi-user)
Base Pointers:	64-bit
Peak Pointers:	64-bit
Other:	None jemalloc memory allocator V5.0.1
Power Management:	BIOS set to prefer performance at the cost of additional power usage.

SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Dell Inc.

PowerEdge T640 (Intel Xeon Gold 5218R, 2.10 GHz)

SPECspeed®2017_int_base = 11.1

SPECspeed®2017_int_peak = 11.3

CPU2017 License: 55
Test Sponsor: Dell Inc.
Tested by: Dell Inc.

Test Date: May-2020
Hardware Availability: Feb-2020
Software Availability: Apr-2020

Results Table

Benchmark	Base							Peak						
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
600.perlbench_s	80	**260**	**6.81**	259	6.84			80	**227**	**7.82**	226	7.84		
602.gcc_s	80	411	9.68	**412**	**9.67**			80	**400**	**9.96**	392	10.2		
605.mcf_s	80	**262**	**18.0**	260	18.1			80	**262**	**18.0**	260	18.1		
620.omnetpp_s	80	**169**	**9.64**	160	10.2			80	**169**	**9.64**	160	10.2		
623.xalancbmk_s	80	**104**	**13.7**	104	13.7			80	**104**	**13.7**	104	13.7		
625.x264_s	80	**110**	**16.1**	109	16.1			80	**106**	**16.6**	106	16.7		
631.deepsjeng_s	80	243	5.91	**243**	**5.90**			80	243	5.91	**243**	**5.90**		
641.leela_s	80	349	4.89	**349**	**4.89**			80	349	4.89	**349**	**4.89**		
648.exchange2_s	80	**174**	**16.9**	174	16.9			80	**174**	**16.9**	174	16.9		
657.xz_s	80	263	23.5	**263**	**23.5**			80	263	23.5	**263**	**23.5**		

SPECspeed®2017_int_base = **11.1**

SPECspeed®2017_int_peak = **11.3**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Compiler Notes

```
The inconsistent Compiler version information under Compiler Version section is due to a discrepancy in Intel Compiler.
The correct version of C/C++ compiler is: Version 19.1.1.217 Build 20200306 Compiler for Linux
The correct version of Fortran compiler is: Version 19.1.1.217 Build 20200306 Compiler for Linux
```

Submit Notes

```
The numactl mechanism was used to bind copies to processors. The config file option 'submit'
was used to generate numactl commands to bind each copy to a specific processor.
For details, please see the config file.
```

Operating System Notes

```
Stack size set to unlimited using "ulimit -s unlimited"
```

Environment Variables Notes

```
Environment variables set by runcpu before the start of the run:
KMP_AFFINITY = "granularity=fine,scatter"
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"
MALLOC_CONF = "retain:true"
OMP_STACKSIZE = "192M"
```

General Notes

```
Binaries compiled on a system with 1x Intel Core i9-9900K CPU + 64GB RAM
memory using Redhat Enterprise Linux 8.0
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)
is mitigated in the system as tested and documented.
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3>       /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>
jemalloc, a general purpose malloc implementation
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5
sources available from jemalloc.net or https://github.com/jemalloc/jemalloc/releases
```

Platform Notes

```
BIOS settings:
Sub NUMA Cluster enabled
Virtualization Technology disabled
System Profile set to Custom
CPU Performance set to Maximum Performance
C States set to Autonomous
C1E disabled
Uncore Frequency set to Dynamic
Energy Efficiency Policy set to Performance
Memory Patrol Scrub disabled
Logical Processor enabled
CPU Interconnect Bus Link Power Management disabled
PCI ASPM L1 Link Power Management disabled
UPI Prefetch enabled
LLC Prefetch disabled
Dead Line LLC Alloc enabled
Directory AtoS disabled

Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6365 of 2019-08-21 295195f888a3d7edb1e6e46a485a0011
running on poweredge-sut-rhel8-1 Mon Jul 27 03:35:14 2020

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
   https://www.spec.org/cpu2017/Docs/config.html#sysinfo
```

(Continued on next page)

Platform Notes (Continued)

```
From /proc/cpuinfo
   model name : Intel(R) Xeon(R) Gold 5218R CPU @ 2.10GHz
      2  "physical id"s (chips)
      80 "processors"
   cores, siblings (Caution: counting these is hw and system dependent. The following
   excerpts from /proc/cpuinfo might not be reliable.  Use with caution.)
      cpu cores : 20
      siblings  : 40
      physical 0: cores 0 1 2 3 4 8 9 10 11 12 16 17 18 19 20 24 25 26 27 28
      physical 1: cores 0 1 2 3 4 8 9 10 11 12 16 17 18 19 20 24 25 26 27 28

From lscpu:
     Architecture:        x86_64
     CPU op-mode(s):      32-bit, 64-bit
     Byte Order:          Little Endian
     CPU(s):              80
     On-line CPU(s) list: 0-79
     Thread(s) per core:  2
     Core(s) per socket:  20
     Socket(s):           2
     NUMA node(s):        2
     Vendor ID:           GenuineIntel
     CPU family:          6
     Model:               85
     Model name:          Intel(R) Xeon(R) Gold 5218R CPU @ 2.10GHz
     Stepping:            7
     CPU MHz:             1803.217
     CPU max MHz:         4000.0000
     CPU min MHz:         800.0000
     BogoMIPS:            4200.00
     Virtualization:      VT-x
     L1d cache:           32K
     L1i cache:           32K
     L2 cache:            1024K
     L3 cache:            28160K
     NUMA node0 CPU(s):
     0,2,4,6,8,10,12,14,16,18,20,22,24,26,28,30,32,34,36,38,40,42,44,46,48,50,52,54,56,58
     ,60,62,64,66,68,70,72,74,76,78
     NUMA node1 CPU(s):
     1,3,5,7,9,11,13,15,17,19,21,23,25,27,29,31,33,35,37,39,41,43,45,47,49,51,53,55,57,59
     ,61,63,65,67,69,71,73,75,77,79
     Flags:               fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
     pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
     lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
     aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16
     xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave
     avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 cdp_l3
```


(Continued on next page)

Platform Notes (Continued)

```
      invpcid_single intel_ppin ssbd mba ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi
      flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm
      cqm mpx rdt_a avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd
      avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total
      cqm_mbm_local dtherm ida arat pln pts pku ospke avx512_vnni md_clear flush_l1d
      arch_capabilities

 /proc/cpuinfo cache data
    cache size : 28160 KB

 From numactl --hardware  WARNING: a numactl 'node' might or might not correspond to a
 physical chip.
   available: 2 nodes (0-1)
   node 0 cpus: 0 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50
   52 54 56 58 60 62 64 66 68 70 72 74 76 78
   node 0 size: 192070 MB
   node 0 free: 190871 MB
   node 1 cpus: 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51
   53 55 57 59 61 63 65 67 69 71 73 75 77 79
   node 1 size: 193502 MB
   node 1 free: 191169 MB
   node distances:
   node   0   1
     0:  10  21
     1:  21  10

 From /proc/meminfo
    MemTotal:       394826356 kB
    HugePages_Total:       0
    Hugepagesize:       2048 kB

 From /etc/*release* /etc/*version*
    os-release:
       NAME="Red Hat Enterprise Linux"
       VERSION="8.1 (Ootpa)"
       ID="rhel"
       ID_LIKE="fedora"
       VERSION_ID="8.1"
       PLATFORM_ID="platform:el8"
       PRETTY_NAME="Red Hat Enterprise Linux 8.1 (Ootpa)"
       ANSI_COLOR="0;31"
    redhat-release: Red Hat Enterprise Linux release 8.1 (Ootpa)
    system-release: Red Hat Enterprise Linux release 8.1 (Ootpa)
    system-release-cpe: cpe:/o:redhat:enterprise_linux:8.1:ga

 uname -a:
    Linux poweredge-sut-rhel8-1 4.18.0-147.8.1.el8_1.x86_64 #1 SMP Wed Feb 26 03:08:15 UTC
```

(Continued on next page)

Platform Notes (Continued)

```
   2020 x86_64 x86_64 x86_64 GNU/Linux

 Kernel self-reported vulnerability status:

 itlb_multihit:                           Processor vulnerable
 CVE-2018-3620 (L1 Terminal Fault):       Not affected
 Microarchitectural Data Sampling:        Not affected
 CVE-2017-5754 (Meltdown):                Not affected
 CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store Bypass disabled
                                           via prctl and seccomp
 CVE-2017-5753 (Spectre variant 1):       Mitigation: usercopy/swapgs barriers and __user
                                           pointer sanitization
 CVE-2017-5715 (Spectre variant 2):       Mitigation: Enhanced IBRS, IBPB: conditional,
                                           RSB filling
 tsx_async_abort:                         Mitigation: Clear CPU buffers; SMT vulnerable

 run-level 3 Jul 23 04:22 last=5

 SPEC is set to: /home/cpu2017
    Filesystem           Type  Size  Used Avail Use% Mounted on
    /dev/mapper/rhel-home xfs   1.5T   20G  1.4T   2% /home

 From /sys/devices/virtual/dmi/id
     BIOS:    Dell Inc. 2.7.7 05/05/2020
     Vendor:  Dell Inc.
     Product: PowerEdge T640
     Product Family: PowerEdge
     Serial:  1234567

 Additional information from dmidecode follows.  WARNING: Use caution when you interpret
 this section. The 'dmidecode' program reads system data which is "intended to allow
 hardware to be accurately determined", but the intent may not be met, as there are
 frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
   Memory:
     14x 002C069D002C 18ASF2G72PDZ-2G9E1 16 GB 2 rank 2933
     5x 00AD00B300AD HMA82GR7CJR8N-WM 16 GB 2 rank 2933
     1x 00AD063200AD HMA82GR7CJR8N-WM 16 GB 2 rank 2933
     4x 00AD069D00AD HMA82GR7CJR8N-WM 16 GB 2 rank 2933

 (End of data from sysinfo program)
```

Compiler Version Notes

```
==============================================================================
C       | 600.perlbench_s(base) 602.gcc_s(base, peak) 605.mcf_s(base, peak)
        | 625.x264_s(base, peak) 657.xz_s(base, peak)
```

(Continued on next page)

Compiler Version Notes (Continued)

```
------------------------------------------------------------------------------
Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
  NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C       | 600.perlbench_s(peak)
------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C       | 600.perlbench_s(base) 602.gcc_s(base, peak) 605.mcf_s(base, peak)
        | 625.x264_s(base, peak) 657.xz_s(base, peak)
------------------------------------------------------------------------------
Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
  NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C       | 600.perlbench_s(peak)
------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C++     | 620.omnetpp_s(base, peak) 623.xalancbmk_s(base, peak)
        | 631.deepsjeng_s(base, peak) 641.leela_s(base, peak)
------------------------------------------------------------------------------
Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1
  NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
Fortran | 648.exchange2_s(base, peak)
------------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
  64, Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------
```

Base Compiler Invocation

C benchmarks:
icc

C++ benchmarks:
icpc

Fortran benchmarks:
ifort

Base Portability Flags

600.perlbench_s: -DSPEC_LP64 -DSPEC_LINUX_X64
602.gcc_s: -DSPEC_LP64
605.mcf_s: -DSPEC_LP64
620.omnetpp_s: -DSPEC_LP64
623.xalancbmk_s: -DSPEC_LP64 -DSPEC_LINUX
625.x264_s: -DSPEC_LP64
631.deepsjeng_s: -DSPEC_LP64
641.leela_s: -DSPEC_LP64
648.exchange2_s: -DSPEC_LP64
657.xz_s: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-m64 -qnextgen -std=c11
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs
-xCORE-AVX512 -O3 -ffast-math -flto -mfpmath=sse -funroll-loops
-fuse-ld=gold -qopt-mem-layout-trans=4 -fopenmp -DSPEC_OPENMP
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

C++ benchmarks:
-m64 -qnextgen -Wl,-plugin-opt=-x86-branches-within-32B-boundaries
-Wl,-z,muldefs -xCORE-AVX512 -O3 -ffast-math -flto -mfpmath=sse
-funroll-loops -fuse-ld=gold -qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2020.1.217/linux/compiler/lib/intel64_lin
-lqkmalloc

Fortran benchmarks:
-m64 -Wl,-plugin-opt=-x86-branches-within-32B-boundaries -xCORE-AVX512
-O3 -ipo -no-prec-div -qopt-mem-layout-trans=4
-nostandard-realloc-lhs -align array32byte

(Continued on next page)

Base Optimization Flags (Continued)

Fortran benchmarks (continued):
-mbranches-within-32B-boundaries

Peak Compiler Invocation

C benchmarks:
icc

C++ benchmarks:
icpc

Fortran benchmarks:
ifort

Peak Portability Flags

600.perlbench_s: -DSPEC_LP64 -DSPEC_LINUX_X64
602.gcc_s: -DSPEC_LP64(*) -DSPEC_LP64
605.mcf_s: -DSPEC_LP64
620.omnetpp_s: -DSPEC_LP64
623.xalancbmk_s: -DSPEC_LP64 -DSPEC_LINUX
625.x264_s: -DSPEC_LP64
631.deepsjeng_s: -DSPEC_LP64
641.leela_s: -DSPEC_LP64
648.exchange2_s: -DSPEC_LP64
657.xz_s: -DSPEC_LP64

(*) Indicates a portability flag that was found in a non-portability variable.

Peak Optimization Flags

C benchmarks:

600.perlbench_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2)
-xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -fno-strict-overflow
-mbranches-within-32B-boundaries
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

(Continued on next page)

Peak Optimization Flags (Continued)

602.gcc_s: `-m64 -qnextgen -std=c11 -fuse-ld=gold -Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs -fprofile-generate`(pass 1) `-fprofile-use=default.profdata`(pass 2) `-xCORE-AVX512 -flto -Ofast`(pass 1) `-O3 -ffast-math -qopt-mem-layout-trans=4 -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc`

605.mcf_s: `basepeak = yes`

625.x264_s: `-m64 -qnextgen -std=c11 -Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs -xCORE-AVX512 -flto -O3 -ffast-math -fuse-ld=gold -qopt-mem-layout-trans=4 -fno-alias -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc`

657.xz_s: `basepeak = yes`

C++ benchmarks:

620.omnetpp_s: `basepeak = yes`

623.xalancbmk_s: `basepeak = yes`

631.deepsjeng_s: `basepeak = yes`

641.leela_s: `basepeak = yes`

Fortran benchmarks:

648.exchange2_s: `basepeak = yes`

The flags files that were used to format this result can be browsed at
`http://www.spec.org/cpu2017/flags/Intel-ic19.1u1-official-linux64_revA.html`
`http://www.spec.org/cpu2017/flags/Dell-Platform-Flags-PowerEdge-revE12.html`

You can also download the XML flags sources by saving the following links:
`http://www.spec.org/cpu2017/flags/Intel-ic19.1u1-official-linux64_revA.xml`
`http://www.spec.org/cpu2017/flags/Dell-Platform-Flags-PowerEdge-revE12.xml`

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.0 on 2020-07-27 04:35:13-0400.
Report generated on 2020-08-18 14:42:03 by CPU2017 PS formatter v6255.
Originally published on 2020-08-18.