Dell Inc.
PowerEdge T640 (Intel Xeon Gold 5218R, 2.10 GHz)

CPU2017 License: 55
Test Sponsor: Dell Inc.
Tested by: Dell Inc.

SPECrater®2017 fp_base = 204
SPECrater®2017 fp_peak = 215

Test Date: May-2020
Hardware Availability: Feb-2020
Software Availability: Apr-2020

Copies:

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>SPECrate®2017_fp_base</th>
<th>SPECrate®2017_fp_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>503.bwaves_r</td>
<td>80</td>
<td>252</td>
<td>464</td>
</tr>
<tr>
<td>507.cactusSSN_r</td>
<td>80</td>
<td>164</td>
<td></td>
</tr>
<tr>
<td>508.namd_r</td>
<td>80</td>
<td>104</td>
<td></td>
</tr>
<tr>
<td>510.parest_r</td>
<td>40</td>
<td>128</td>
<td></td>
</tr>
<tr>
<td>511.povray_r</td>
<td>80</td>
<td>238</td>
<td></td>
</tr>
<tr>
<td>519.lbm_r</td>
<td>80</td>
<td>110</td>
<td></td>
</tr>
<tr>
<td>521.wrf_r</td>
<td>80</td>
<td>194</td>
<td></td>
</tr>
<tr>
<td>526.blender_r</td>
<td>80</td>
<td>211</td>
<td></td>
</tr>
<tr>
<td>527.cam4_r</td>
<td>80</td>
<td>217</td>
<td></td>
</tr>
<tr>
<td>538.imagick_r</td>
<td>80</td>
<td>568</td>
<td></td>
</tr>
<tr>
<td>544.nab_r</td>
<td>80</td>
<td>310</td>
<td></td>
</tr>
<tr>
<td>549.fotonik3d_r</td>
<td>80</td>
<td>153</td>
<td></td>
</tr>
<tr>
<td>554.roms_r</td>
<td>80</td>
<td>84.6</td>
<td></td>
</tr>
</tbody>
</table>

---

Hardware

CPU Name: Intel Xeon Gold 5218R
Max MHz: 4000
Nominal: 2100
Enabled: 40 cores, 2 chips, 2 threads/core
Orderable: 1,2 chips
Cache L1: 32 KB I + 32 KB D on chip per core
L2: 1 MB I+D on chip per core
L3: 27.5 MB I+D on chip per chip
Other: None
Memory: 384 GB (24 x 16 GB 2Rx8 PC4-2933Y-R, running at 2666)
Storage: 1 x 1.92 TB SATA SSD
Other: None

Software

OS: Red Hat Enterprise Linux 8.1
Compiler: C/C++: Version 19.1.1.217 of Intel C/C++ Compiler for Linux;
Fortran: Version 19.1.1.217 of Intel Fortran Compiler for Linux
Parallel: No
 Firmware: Version 2.7.7 released May-2020
File System: xfs
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: 64-bit
Other: None
Power Management: jemalloc memory allocator V5.0.1
BIOS set to prefer performance at the cost of additional power usage.
Dell Inc.  
PowerEdge T640 (Intel Xeon Gold 5218R, 2.10 GHz)  

CPU2017 License: 55  
Test Sponsor: Dell Inc.  
Tested by: Dell Inc.  

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>503.bwaves_r</td>
<td>80</td>
<td>1760</td>
<td>456</td>
<td>1760</td>
<td>456</td>
<td>40</td>
<td>863</td>
<td>465</td>
<td>864</td>
<td>464</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>507.cactuBSSN_r</td>
<td>80</td>
<td>402</td>
<td>252</td>
<td>401</td>
<td>253</td>
<td>80</td>
<td>402</td>
<td>252</td>
<td>401</td>
<td>253</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>508.namd_r</td>
<td>80</td>
<td>461</td>
<td>165</td>
<td>462</td>
<td>164</td>
<td>80</td>
<td>461</td>
<td>165</td>
<td>462</td>
<td>164</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>510.parest_r</td>
<td>80</td>
<td>2009</td>
<td>104</td>
<td>2004</td>
<td>104</td>
<td>40</td>
<td>818</td>
<td>128</td>
<td>820</td>
<td>128</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>511.povray_r</td>
<td>80</td>
<td>784</td>
<td>238</td>
<td>781</td>
<td>239</td>
<td>80</td>
<td>668</td>
<td>280</td>
<td>671</td>
<td>278</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>519.lbm_r</td>
<td>80</td>
<td>767</td>
<td>110</td>
<td>766</td>
<td>110</td>
<td>80</td>
<td>767</td>
<td>110</td>
<td>766</td>
<td>110</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>521.wrf_r</td>
<td>80</td>
<td>914</td>
<td>196</td>
<td>922</td>
<td>194</td>
<td>40</td>
<td>404</td>
<td>222</td>
<td>404</td>
<td>222</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>526.blender_r</td>
<td>80</td>
<td>577</td>
<td>211</td>
<td>575</td>
<td>212</td>
<td>80</td>
<td>577</td>
<td>211</td>
<td>575</td>
<td>212</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>527.cam4_r</td>
<td>80</td>
<td>643</td>
<td>218</td>
<td>644</td>
<td>217</td>
<td>80</td>
<td>643</td>
<td>218</td>
<td>644</td>
<td>217</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>538.imagick_r</td>
<td>80</td>
<td>349</td>
<td>570</td>
<td>350</td>
<td>568</td>
<td>80</td>
<td>349</td>
<td>570</td>
<td>350</td>
<td>568</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>544.nab_r</td>
<td>80</td>
<td>434</td>
<td>311</td>
<td>434</td>
<td>310</td>
<td>80</td>
<td>434</td>
<td>311</td>
<td>434</td>
<td>310</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>549.fotonik3d_r</td>
<td>80</td>
<td>2044</td>
<td>153</td>
<td>2044</td>
<td>153</td>
<td>80</td>
<td>2044</td>
<td>153</td>
<td>2044</td>
<td>153</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>554.roms_r</td>
<td>80</td>
<td>1502</td>
<td>84.7</td>
<td>1503</td>
<td>84.6</td>
<td>40</td>
<td>610</td>
<td>104</td>
<td>609</td>
<td>104</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Compiler Notes

The inconsistent Compiler version information under Compiler Version section is due to a discrepancy in Intel Compiler. The correct version of C/C++ compiler is: Version 19.1.1.217 Build 20200306 Compiler for Linux  
The correct version of Fortran compiler is: Version 19.1.1.217 Build 20200306 Compiler for Linux

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Environment Variables Notes

Environment variables set by runcpu before the start of the run:  
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"  
MALLOCONF = "retain:true"
**General Notes**

Binaries compiled on a system with 1x Intel Core i9–9900K CPU + 64GB RAM memory using Redhat Enterprise Linux 8.0

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

```
sync; echo 3> /proc/sys/vm/drop_caches
```

runcpu command invoked through numactl i.e.:

```
numactl --interleave=all runcpu <etc>
```

jemalloc, a general purpose malloc implementation


**Platform Notes**

BIOS settings:
Sub NUMA Cluster enabled
Virtualization Technology disabled
System Profile set to Custom
CPU Performance set to Maximum Performance
C States set to Autonomous
C1E disabled
Uncore Frequency set to Dynamic
Energy Efficiency Policy set to Performance
Memory Patrol Scrub disabled
Logical Processor enabled
CPU Interconnect Bus Link Power Management disabled
PCI ASPM L1 Link Power Management disabled
UPI Prefetch enabled
LLC Prefetch disabled
Dead Line LLC Alloc enabled
Directory AtoS disabled

Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6365 of 2019-08-21 295195f888a3d7ed1be6e46a485a0011 running on powereedge-sut-rhel8-1 Thu Jul 23 10:39:09 2020

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
```
https://www.spec.org/cpu2017/Docs/config.html#sysinfo
```

(Continued on next page)
Dell Inc. PowerEdge T640 (Intel Xeon Gold 5218R, 2.10 GHz)

SPECrate®2017_fp_base = 204
SPECrate®2017_fp_peak = 215

CPU2017 License: 55
Test Sponsor: Dell Inc.
Tested by: Dell Inc.

Test Date: May-2020
Hardware Availability: Feb-2020
Software Availability: Apr-2020

Platform Notes (Continued)

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 5218R CPU @ 2.10GHz
  2 "physical id"s (chips)
  80 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 20
siblings : 40
physical 0: cores 0 1 2 3 4 8 9 10 11 12 16 17 18 19 20 24 25 26 27 28
physical 1: cores 0 1 2 3 4 8 9 10 11 12 16 17 18 19 20 24 25 26 27 28

From lscpu:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 80
On-line CPU(s) list: 0-79
Thread(s) per core: 2
Core(s) per socket: 20
Socket(s): 2
NUMA node(s): 2
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Gold 5218R CPU @ 2.10GHz
Stepping: 7
CPU MHz: 1646.615
CPU max MHz: 4000.0000
CPU min MHz: 800.0000
BogoMIPS: 4200.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 28160K
NUMA node0 CPU(s):
0,2,4,6,8,10,12,14,16,18,20,22,24,26,28,30,32,34,36,38,40,42,44,46,48,50,52,54,56,58
,60,62,64,66,68,70,72,74,76,78
NUMA node1 CPU(s):
1,3,5,7,9,11,13,15,17,19,21,23,25,27,29,31,33,35,37,39,41,43,45,47,49,51,53,55,57,59
,61,63,65,67,69,71,73,75,77,79
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtsscp
lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfmpref pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16
xtrm pcid cd gsa sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave
avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 cdp_l3

(Continued on next page)
Dell Inc. PowerEdge T640 (Intel Xeon Gold 5218R, 2.10 GHz)

CPU2017 License: 55
Test Sponsor: Dell Inc.
Tested by: Dell Inc.
Test Date: May-2020
Hardware Availability: Feb-2020
Software Availability: Apr-2020

SpecCpu2017_fp_base = 204
SpecCpu2017_fp_peak = 215

Platform Notes (Continued)

invpcid_single intel_ppin ssbd mba ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi flexpriority ept vpid fsqgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm 
cqm mpx rdt_a avx512f avx512dq rdseed adx smap clflushopt clwb intel-pt avx512cd 
avx512bw avx512vl xsaveopt xsaves cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local dtherm ida arat pln pts pku ospke avx512_vnni md_clear flush_lld 
arch_capabilities

/proc/cpuinfo cache data
cache size : 28160 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a
physical chip.
available: 2 nodes (0-1)
node 0 cpus: 0 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50
52 54 56 58 60 62 64 66 68 70 72 74 76 78
node 0 size: 192070 MB
node 0 free: 191240 MB
node 1 cpus: 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51
53 55 57 59 61 63 65 67 69 71 73 75 77 79
node 1 size: 193502 MB
node 1 free: 191648 MB
node distances:
node 0 1
 0: 10 21
 1: 21 10

From /proc/meminfo
MemTotal: 394826356 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

From /etc/*release* /etc/*version*
os-release:
  NAME="Red Hat Enterprise Linux"
  VERSION="8.1 (Ootpa)"
  ID="rhel"
  ID_LIKE="fedora"
  VERSION_ID="8.1"
  PLATFORM_ID="platform:el8"
  PRETTY_NAME="Red Hat Enterprise Linux 8.1 (Ootpa)"
  ANSI_COLOR="0;31"
redhat-release: Red Hat Enterprise Linux release 8.1 (Ootpa)
system-release: Red Hat Enterprise Linux release 8.1 (Ootpa)
system-release-cpe: cpe:/o:redhat:enterprise_linux:8.1:ga

uname -a:
Linux poweredge-sut-rhel8-1 4.18.0-147.8.1.el8_1.x86_64 #1 SMP Wed Feb 26 03:08:15 UTC (Continued on next page)
SPEC CPU®2017 Floating Point Rate Result

Dell Inc.

PowerEdge T640 (Intel Xeon Gold 5218R, 2.10 GHz)

<table>
<thead>
<tr>
<th>SPECrate®2017_fp_base = 204</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate®2017_fp_peak = 215</td>
</tr>
</tbody>
</table>

CPU2017 License: 55
Test Sponsor: Dell Inc.
Tested by: Dell Inc.

Platform Notes (Continued)

2020 x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

itlb_multihit: Processor vulnerable
CVE-2018-3620 (L1 Terminal Fault): Not affected
Microarchitectural Data Sampling: Not affected
CVE-2017-5754 (Meltdown): Not affected
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1): Mitigation: usercopy/swapgs barriers and __user pointer sanitation
CVE-2017-5715 (Spectre variant 2): Mitigation: Enhanced IBRS, IBPB: conditional, RSB filling
tsx_async_abort: Mitigation: Clear CPU buffers; SMT vulnerable

run-level 3 Jul 23 04:22 last=5

SPEC is set to: /home/cpu2017
Filesystem Type Size Used Avail Use% Mounted on
/dev/mapper/rhel-home xfs 1.5T 20G 1.4T 2% /home

From /sys/devices/virtual/dmi/id
BIOS: Dell Inc. 2.7.7 05/05/2020
Vendor: Dell Inc.
Product: PowerEdge T640
Product Family: PowerEdge
Serial: 1234567

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
Memory:
14x 002C069D002C 18ASF2G72PDZ-2G9E1 16 GB 2 rank 2933
5x 00AD00B300AD HMA82GR7CJR8N-WM 16 GB 2 rank 2933
1x 00AD063200AD HMA82GR7CJR8N-WM 16 GB 2 rank 2933
4x 00AD069D00AD HMA82GR7CJR8N-WM 16 GB 2 rank 2933

(End of data from sysinfo program)

Compiler Version Notes

==============================================================================
<table>
<thead>
<tr>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td>519.lbm_r(base, peak)</td>
</tr>
<tr>
<td>538.imagick_r(base, peak)</td>
</tr>
<tr>
<td>544.nab_r(base, peak)</td>
</tr>
</tbody>
</table>

(Continued on next page)
Dell Inc.

PowerEdge T640 (Intel Xeon Gold 5218R, 2.10 GHz)

| SPECrate®2017_fp_base = 204 |
| SPECrate®2017_fp_peak = 215 |

CPU2017 License: 55
Test Sponsor: Dell Inc.
Tested by: Dell Inc.

Compiler Version Notes (Continued)

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

==============================================================================
C++      | 508.namd_r(base, peak) 510.parest_r(base, peak)
==============================================================================
Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

==============================================================================
C++, C     | 511.povray_r(base) 526.blender_r(base, peak)
-----------------------------------------------------------------------------
Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

==============================================================================
C++, C     | 511.povray_r(base) 526.blender_r(base, peak)
-----------------------------------------------------------------------------
Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Compiler Version Notes (Continued)

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

==============================================================================
C++, C     | 511.povray_r(peak)
-----------------------------------------------------------------------------
Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

==============================================================================
C++, C     | 511.povray_r(base) 526.blender_r(base, peak)
-----------------------------------------------------------------------------
Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

(Continued on next page)
SPEC CPU®2017 Floating Point Rate Result

Dell Inc.
PowerEdge T640 (Intel Xeon Gold 5218R, 2.10 GHz)

SPECrater®2017_fp_base = 204
SPECrater®2017_fp_peak = 215

CPU2017 License: 55
Test Sponsor: Dell Inc.
Tested by: Dell Inc.

Test Date: May-2020
Hardware Availability: Feb-2020
Software Availability: Apr-2020

Compiler Version Notes (Continued)

C++, C               | 511.povray_r(peak)
---------------------------------------------------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
---------------------------------------------------------------------------------------------------------------------

C++, C, Fortran      | 507.cactuBSSN_r(base, peak)
---------------------------------------------------------------------------------------------------------------------
Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
---------------------------------------------------------------------------------------------------------------------

Fortran             | 503.bwaves_r(base, peak) 549.fotonik3d_r(base, peak)
| 554.roms_r(base, peak)
---------------------------------------------------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
---------------------------------------------------------------------------------------------------------------------

Fortran, C          | 521.wrf_r(base) 527.cam4_r(base, peak)
---------------------------------------------------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
---------------------------------------------------------------------------------------------------------------------

Fortran, C          | 521.wrf_r(peak)
(Continued on next page)
Dell Inc.

PowerEdge T640 (Intel Xeon Gold 5218R, 2.10 GHz)

SPECrater®2017_fp_base = 204
SPECrater®2017_fp_peak = 215

CPU2017 License: 55
Test Sponsor: Dell Inc.
Tested by: Dell Inc.

Test Date: May-2020
Hardware Availability: Feb-2020
Software Availability: Apr-2020

Compiler Version Notes (Continued)

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

------------------------------------------------------------------------------------------------------------------------
Fortran, C      | 521.wrf_r(base) 527.cam4_r(base, peak)
------------------------------------------------------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

------------------------------------------------------------------------------------------------------------------------
Fortran, C      | 521.wrf_r(peak)
------------------------------------------------------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:
icc

C++ benchmarks:
icpc

Fortran benchmarks:
ifort

Benchecks using both Fortran and C:
ifort icc

(Continued on next page)
Dell Inc. PowerEdge T640 (Intel Xeon Gold 5218R, 2.10 GHz) SPECrate®2017_fp_base = 204
SPECrate®2017_fp_peak = 215

CPU2017 License: 55
Test Sponsor: Dell Inc.
Test Date: May-2020

Tested by: Dell Inc.
Hardware Availability: Feb-2020

Software Availability: Apr-2020

Base Compiler Invocation (Continued)

Benchmarks using both C and C++:
icpc icc

Benchmarks using Fortran, C, and C++:
icpc icc ifort

Base Portability Flags

503.bwaves_r: -DSPEC_LP64
507.cactuBSSN_r: -DSPEC_LP64
508.namd_r: -DSPEC_LP64
510.parest_r: -DSPEC_LP64
511.povray_r: -DSPEC_LP64
519.lbm_r: -DSPEC_LP64
521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsigned-char
527.camer4_r: -DSPEC_LP64 -DSPEC_CASE_FLAG
538.imagick_r: -DSPEC_LP64
544.nab_r: -DSPEC_LP64
549.fotonik3d_r: -DSPEC_LP64
554.roms_r: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-m64 -qnextgen -std=c11
-Wl,-plugin-opt=x86-branches-within-32B-boundaries -Wl,-z,muldefs
-fuse-ld=gold -xCORE-AVX2 -Ofast -ffast-math -flto -mfpmath=sse
-funroll-loops -qopt-mem-layout-trans=4
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

C++ benchmarks:
-m64 -qnextgen -Wl,-plugin-opt=x86-branches-within-32B-boundaries
-Wl,-z,muldefs -fuse-ld=gold -xCORE-AVX2 -Ofast -ffast-math -flto
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

Fortran benchmarks:
-m64 -Wl,-plugin-opt=x86-branches-within-32B-boundaries -Wl,-z,muldefs
-fuse-ld=gold -xCORE-AVX2 -O3 -ipo -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-multiple-gather-scatter-by-shuffles
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte

(Continued on next page)
Dell Inc. PowerEdge T640 (Intel Xeon Gold 5218R, 2.10 GHz)"SPECrate®2017_fp_base = 204
SPECrate®2017_fp_peak = 215

CPU2017 License: 55
Test Date: May-2020
Test Sponsor: Dell Inc.
Hardware Availability: Feb-2020
Tested by: Dell Inc.
Software Availability: Apr-2020

Base Optimization Flags (Continued)

Fortran benchmarks (continued):
-auto -mbranches-within-32B-boundaries
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

Benchmarks using both Fortran and C:
-m64 -mnextgen -std=c11
-Wl,,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs
-fuse-ld=gold -xCORE-AVX2 -Ofast -ffast-math -flto -mfpmath=sse
-funroll-loops -qopt-mem-layout-trans=4 -O3 -ipo -no-prec-div
-qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles -nostandard-realloc-lhs
-align array32byte -auto -mbranches-within-32B-boundaries
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

Benchmarks using both C and C++:
-m64 -mnextgen -std=c11
-Wl,,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs
-fuse-ld=gold -xCORE-AVX2 -Ofast -ffast-math -flto -mfpmath=sse
-funroll-loops -qopt-mem-layout-trans=4
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

Benchmarks using Fortran, C, and C++:
-m64 -mnextgen -std=c11
-Wl,,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs
-fuse-ld=gold -xCORE-AVX2 -Ofast -ffast-math -flto -mfpmath=sse
-funroll-loops -qopt-mem-layout-trans=4 -O3 -ipo -no-prec-div
-qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles -nostandard-realloc-lhs
-align array32byte -auto -mbranches-within-32B-boundaries
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

Peak Compiler Invocation

C benchmarks:
icc
C++ benchmarks:
icpc
Fortran benchmarks:
ifort
Benchmarks using both Fortran and C:
ifort icc

(Continued on next page)
Peak Compiler Invocation (Continued)

Benchmarks using both C and C++:
icpc icc

Benchmarks using Fortran, C, and C++:
icpc icc ifort

Peak Portability Flags

Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:
519.lbm_r: basepeak = yes
538.imagick_r: basepeak = yes
544.nab_r: basepeak = yes

C++ benchmarks:
508.namd_r: basepeak = yes
510.parest_r: -m64 -qnextgen
-W1,-plugin-opt=-x86-branches-within-32B-boundaries
-W1,-z,muldefs -fuse-ld=gold -xCORE-AVX2 -Ofast
-ffast-math -fto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -L/usr/local/jemalloc64-5.0.1/lib
-ljemalloc

Fortran benchmarks:
503.bwaves_r: -m64 -W1,-plugin-opt=-x86-branches-within-32B-boundaries
-W1,-z,muldefs -fuse-ld=gold -xCORE-AVX2 -03 -ipo
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs
-align array32byte -auto -mbranches-within-32B-boundaries
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

(Continued on next page)
Dell Inc.
PowerEdge T640 (Intel Xeon Gold 5218R, 2.10 GHz)

SPECrate®2017_fp_base = 204
SPECrate®2017_fp_peak = 215

CPU2017 License: 55
Test Sponsor: Dell Inc.
Tested by: Dell Inc.

Test Date: May-2020
Hardware Availability: Feb-2020
Software Availability: Apr-2020

Peak Optimization Flags (Continued)

549.fotonik3d_r: basepeak = yes
554.roms_r: Same as 503.bwaves_r

Benchmarks using both Fortran and C:
521.wrf_r: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2 -O3 -ipo
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries
-nostandard-realloc-lhs -align array32byte -auto
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

527.cam4_r: basepeak = yes

Benchmarks using both C and C++:
511.povray_r: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2 -O3 -ipo
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

526.blender_r: basepeak = yes

Benchmarks using Fortran, C, and C++:
507.cactuBSSN_r: basepeak = yes

The flags files that were used to format this result can be browsed at

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Intel-ic19.1u1-official-linux64_revA.xml