



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

DS400TR-28RL

(2.40 GHz, Intel Xeon Silver 4210R)

**SPECrate®2017\_fp\_base = 129**

**SPECrate®2017\_fp\_peak = 131**

CPU2017 License: 006042


**Test Date:** Oct-2020

**Test Sponsor:** Netweb Pte Ltd

**Hardware Availability:** Aug-2020

**Tested by:** Tyrone Systems

**Software Availability:** Jun-2020



## Hardware

CPU Name: Intel Xeon Silver 4210R  
 Max MHz: 3200  
 Nominal: 2400  
 Enabled: 20 cores, 2 chips, 2 threads/core  
 Orderable: 1,2 (chip)s  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 1 MB I+D on chip per core  
 L3: 13.75 MB I+D on chip per chip  
 Other: None  
 Memory: 384 GB (12 x 32 GB 2Rx4 PC4-2933P-R, running at 2400)  
 Storage: 1 x 480 GB SATA SSD  
 Other: None

## OS:

CentOS Linux release 8.2.2004 (Core) 4.18.0-193.el8.x86\_64

## Compiler:

C/C++: Version 19.1.1.217 of Intel C/C++ Compiler Build 20200306 for Linux; Fortran: Version 19.1.1.217 of Intel Fortran Compiler Build 20200306 for Linux

## Parallel:

No

## Firmware:

Version V8.102 released Jun-2020

## File System:

xfs

## System State:

Run level 3(multi-user)

## Base Pointers:

64-bit

## Peak Pointers:

64-bit

## Other:

jemalloc memory allocator V5.0.1

## Power Management:

Default



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

DS400TR-28RL

(2.40 GHz, Intel Xeon Silver 4210R)

**SPECrate®2017\_fp\_base = 129**

**SPECrate®2017\_fp\_peak = 131**

CPU2017 License: 006042

Test Date: Oct-2020

Test Sponsor: Netweb Pte Ltd

Hardware Availability: Aug-2020

Tested by: Tyrone Systems

Software Availability: Jun-2020

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	40	1165	344	1171	343	<b>1167</b>	<b>344</b>	40	1164	345	<b>1166</b>	<b>344</b>	1170	343
507.cactuBSSN_r	40	<b>312</b>	<b>162</b>	312	162	308	164	40	<b>312</b>	<b>162</b>	312	162	308	164
508.namd_r	40	451	84.3	450	84.4	<b>451</b>	<b>84.3</b>	40	451	84.3	450	84.4	<b>451</b>	<b>84.3</b>
510.parest_r	40	1490	70.2	1488	70.3	<b>1489</b>	<b>70.3</b>	40	<b>1490</b>	<b>70.2</b>	1490	70.2	1493	70.1
511.povray_r	40	694	135	<b>693</b>	<b>135</b>	688	136	40	601	155	614	152	<b>609</b>	<b>153</b>
519.lbm_r	40	522	80.8	<b>523</b>	<b>80.6</b>	523	80.6	40	522	80.8	<b>523</b>	<b>80.6</b>	523	80.6
521.wrf_r	40	613	146	632	142	<b>632</b>	<b>142</b>	40	<b>612</b>	<b>146</b>	598	150	619	145
526.blender_r	40	<b>535</b>	<b>114</b>	536	114	535	114	40	<b>535</b>	<b>114</b>	536	114	535	114
527.cam4_r	40	<b>584</b>	<b>120</b>	584	120	592	118	40	<b>584</b>	<b>120</b>	584	120	592	118
538.imagick_r	40	<b>305</b>	<b>326</b>	306	325	305	326	40	<b>305</b>	<b>326</b>	306	325	305	326
544.nab_r	40	356	189	354	190	<b>354</b>	<b>190</b>	40	356	189	354	190	<b>354</b>	<b>190</b>
549.fotonik3d_r	40	1461	107	1453	107	<b>1454</b>	<b>107</b>	40	1461	107	1453	107	<b>1454</b>	<b>107</b>
554.roms_r	40	1041	61.1	1046	60.8	<b>1045</b>	<b>60.8</b>	40	<b>1042</b>	<b>61.0</b>	1039	61.2	1047	60.7

**SPECrate®2017\_fp\_base = 129**

**SPECrate®2017\_fp\_peak = 131**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Environment Variables Notes

Environment variables set by runcpu before the start of the run:  
LD\_LIBRARY\_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"  
MALLOC\_CONF = "retain:true"

## General Notes

Binaries compiled on a system with 2x Intel Xeon 4214R CPU + 384 GB RAM memory using Centos 8.2 x86\_64

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

sync; echo 3> /proc/sys/vm/drop\_caches

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

DS400TR-28RL

(2.40 GHz, Intel Xeon Silver 4210R)

**SPECrate®2017\_fp\_base = 129**

**SPECrate®2017\_fp\_peak = 131**

CPU2017 License: 006042

Test Date: Oct-2020

Test Sponsor: Netweb Pte Ltd

Hardware Availability: Aug-2020

Tested by: Tyrone Systems

Software Availability: Jun-2020

## General Notes (Continued)

runcpu command invoked through numactl i.e.:

numactl --interleave=all runcpu <etc>

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation

built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5

sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>

## Platform Notes

```
Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6365 of 2019-08-21 295195f888a3d7edble6e46a485a0011
running on localhost.localdomain Sat Oct  3 15:20:47 2020
```

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

```
From /proc/cpuinfo
model name : Intel(R) Xeon(R) Silver 4210R CPU @ 2.40GHz
  2 "physical id"s (chips)
  40 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  cpu cores : 10
  siblings   : 20
  physical 0: cores 0 1 2 3 4 8 9 10 11 12
  physical 1: cores 0 1 2 3 4 8 9 10 11 12
```

From lscpu:

Architecture:	x86_64
CPU op-mode(s):	32-bit, 64-bit
Byte Order:	Little Endian
CPU(s):	40
On-line CPU(s) list:	0-39
Thread(s) per core:	2
Core(s) per socket:	10
Socket(s):	2
NUMA node(s):	2
Vendor ID:	GenuineIntel
CPU family:	6

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

DS400TR-28RL

(2.40 GHz, Intel Xeon Silver 4210R)

**SPECrate®2017\_fp\_base = 129**

**SPECrate®2017\_fp\_peak = 131**

CPU2017 License: 006042

Test Date: Oct-2020

Test Sponsor: Netweb Pte Ltd

Hardware Availability: Aug-2020

Tested by: Tyrone Systems

Software Availability: Jun-2020

## Platform Notes (Continued)

Model:	85
Model name:	Intel(R) Xeon(R) Silver 4210R CPU @ 2.40GHz
Stepping:	7
CPU MHz:	2894.757
CPU max MHz:	3200.0000
CPU min MHz:	1000.0000
BogoMIPS:	4800.00
Virtualization:	VT-x
L1d cache:	32K
L1i cache:	32K
L2 cache:	1024K
L3 cache:	14080K
NUMA node0 CPU(s):	0-9,20-29
NUMA node1 CPU(s):	10-19,30-39
Flags:	fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid aperfmpfperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 cdp_l3 invpcid_single intel_ppin ssbd mba ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpq rdt_a avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl xsavect xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local dtherm ida arat pln pts hwp hwp_act_window hwp_epp hwp_pkg_req pkru ospke avx512_vnni md_clear flush_l1d arch_capabilities

```
/proc/cpuinfo cache data
cache size : 14080 KB
```

From numactl --hardware    WARNING: a numactl 'node' might or might not correspond to a physical chip.

```
available: 2 nodes (0-1)
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 20 21 22 23 24 25 26 27 28 29
node 0 size: 192108 MB
node 0 free: 178779 MB
node 1 cpus: 10 11 12 13 14 15 16 17 18 19 30 31 32 33 34 35 36 37 38 39
node 1 size: 193503 MB
node 1 free: 182309 MB
node distances:
node    0    1
  0: 10 21
  1: 21 10
```

```
From /proc/meminfo
MemTotal:      394867024 kB
HugePages_Total:        0
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

DS400TR-28RL

(2.40 GHz, Intel Xeon Silver 4210R)

**SPECrate®2017\_fp\_base = 129**

**SPECrate®2017\_fp\_peak = 131**

CPU2017 License: 006042

Test Sponsor: Netweb Pte Ltd

Tested by: Tyrone Systems

Test Date: Oct-2020

Hardware Availability: Aug-2020

Software Availability: Jun-2020

## Platform Notes (Continued)

Hugepagesize: 2048 kB

```
From /etc/*release* /etc/*version*
centos-release: CentOS Linux release 8.2.2004 (Core)
centos-release-upstream: Derived from Red Hat Enterprise Linux 8.2 (Source)
os-release:
  NAME="CentOS Linux"
  VERSION="8 (Core)"
  ID="centos"
  ID_LIKE="rhel fedora"
  VERSION_ID="8"
  PLATFORM_ID="platform:el8"
  PRETTY_NAME="CentOS Linux 8 (Core)"
  ANSI_COLOR="0;31"
redhat-release: CentOS Linux release 8.2.2004 (Core)
system-release: CentOS Linux release 8.2.2004 (Core)
system-release-cpe: cpe:/o:centos:centos:8

uname -a:
Linux localhost.localdomain 4.18.0-193.el8.x86_64 #1 SMP Fri May 8 10:59:10 UTC 2020
x86_64 x86_64 x86_64 GNU/Linux
```

Kernel self-reported vulnerability status:

itlb_multihit:	KVM: Mitigation: Split huge pages
CVE-2018-3620 (L1 Terminal Fault):	Not affected
Microarchitectural Data Sampling:	Not affected
CVE-2017-5754 (Meltdown):	Not affected
CVE-2018-3639 (Speculative Store Bypass):	Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1):	Mitigation: usercopy/swapgs barriers and __user pointer sanitization
CVE-2017-5715 (Spectre variant 2):	Mitigation: Enhanced IBRS, IBPB: conditional, RSB filling
tsx_async_abort:	Mitigation: Clear CPU buffers; SMT vulnerable

run-level 3 Sep 26 05:50

SPEC is set to: /home/cpu2017

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/mapper/cl-home	xfs	392G	75G	318G	19%	/home

From /sys/devices/virtual/dmi/id

BIOS: American Megatrends Inc. V8.102 06/09/2020

Vendor: Tyrone Systems

Product: TP12XH-L2I

Product Family: empty

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

DS400TR-28RL

(2.40 GHz, Intel Xeon Silver 4210R)

SPECrate®2017\_fp\_base = 129

SPECrate®2017\_fp\_peak = 131

CPU2017 License: 006042

Test Sponsor: Netweb Pte Ltd

Tested by: Tyrone Systems

Test Date: Oct-2020

Hardware Availability: Aug-2020

Software Availability: Jun-2020

## Platform Notes (Continued)

Serial: empty

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:

12x Samsung M393A4K40CB2-CVF 32 GB 2 rank 2933

(End of data from sysinfo program)

## Compiler Version Notes

```
=====
C           | 519.lbm_r(base, peak) 538.imagick_r(base, peak)
           | 544.nab_r(base, peak)
-----
Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
  NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
-----

=====
C++          | 508.namd_r(base, peak) 510.parest_r(base, peak)
-----
Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1
  NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
-----

=====
C++, C       | 511.povray_r(base) 526.blender_r(base, peak)
-----
Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1
  NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
  NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
-----

=====
C++, C       | 511.povray_r(peak)
-----
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.1.1.217 Build 20200306
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

DS400TR-28RL

(2.40 GHz, Intel Xeon Silver 4210R)

SPECrate®2017\_fp\_base = 129

SPECrate®2017\_fp\_peak = 131

CPU2017 License: 006042

Test Date: Oct-2020

Test Sponsor: Netweb Pte Ltd

Hardware Availability: Aug-2020

Tested by: Tyrone Systems

Software Availability: Jun-2020

## Compiler Version Notes (Continued)

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

C++, C | 511.povray\_r(base) 526.blender\_r(base, peak)

=====

Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1  
NextGen Build 20200304

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1  
NextGen Build 20200304

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

C++, C | 511.povray\_r(peak)

=====

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

C++, C, Fortran | 507.cactuBSSN\_r(base, peak)

=====

Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1  
NextGen Build 20200304

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1  
NextGen Build 20200304

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

Fortran | 503.bwaves\_r(base, peak) 549.fotonik3d\_r(base, peak)  
| 554.roms\_r(base, peak)

=====

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

DS400TR-28RL

(2.40 GHz, Intel Xeon Silver 4210R)

SPECrate®2017\_fp\_base = 129

SPECrate®2017\_fp\_peak = 131

CPU2017 License: 006042

Test Date: Oct-2020

Test Sponsor: Netweb Pte Ltd

Hardware Availability: Aug-2020

Tested by: Tyrone Systems

Software Availability: Jun-2020

## Compiler Version Notes (Continued)

64, Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

Fortran, C | 521.wrf\_r(base) 527.cam4\_r(base, peak)

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)

64, Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1

NextGen Build 20200304

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

Fortran, C | 521.wrf\_r(peak)

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)

64, Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

Fortran, C | 521.wrf\_r(base) 527.cam4\_r(base, peak)

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)

64, Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1

NextGen Build 20200304

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

Fortran, C | 521.wrf\_r(peak)

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)

64, Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

DS400TR-28RL

(2.40 GHz, Intel Xeon Silver 4210R)

CPU2017 License: 006042

Test Sponsor: Netweb Pte Ltd

Tested by: Tyrone Systems

SPECrate®2017\_fp\_base = 129

SPECrate®2017\_fp\_peak = 131

Test Date: Oct-2020

Hardware Availability: Aug-2020

Software Availability: Jun-2020

## Base Compiler Invocation

C benchmarks:

icc

C++ benchmarks:

icpc

Fortran benchmarks:

ifort

Benchmarks using both Fortran and C:

ifort icc

Benchmarks using both C and C++:

icpcicc

Benchmarks using Fortran, C, and C++:

icpciccifort

## Base Portability Flags

503.bwaves\_r: -DSPEC\_LP64  
507.cactuBSSN\_r: -DSPEC\_LP64  
508.namd\_r: -DSPEC\_LP64  
510.parest\_r: -DSPEC\_LP64  
511.povray\_r: -DSPEC\_LP64  
519.lbm\_r: -DSPEC\_LP64  
521.wrf\_r: -DSPEC\_LP64 -DSPEC\_CASE\_FLAG -convert big\_endian  
526.blender\_r: -DSPEC\_LP64 -DSPEC\_LINUX -funsigned-char  
527.cam4\_r: -DSPEC\_LP64 -DSPEC\_CASE\_FLAG  
538.imagick\_r: -DSPEC\_LP64  
544.nab\_r: -DSPEC\_LP64  
549.fotonik3d\_r: -DSPEC\_LP64  
554.roms\_r: -DSPEC\_LP64

## Base Optimization Flags

C benchmarks:

-m64 -fnextgen -std=c11  
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs  
-fuse-ld=gold -xCORE-AVX512 -Ofast -ffast-math -flto -mfpmath=sse  
-funroll-loops -qopt-mem-layout-trans=4 -L/usr/local/jetson-tegra-64/lib  
-ljemalloc

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

DS400TR-28RL

(2.40 GHz, Intel Xeon Silver 4210R)

SPECrate®2017\_fp\_base = 129

SPECrate®2017\_fp\_peak = 131

CPU2017 License: 006042

Test Sponsor: Netweb Pte Ltd

Tested by: Tyrone Systems

Test Date: Oct-2020

Hardware Availability: Aug-2020

Software Availability: Jun-2020

## Base Optimization Flags (Continued)

C++ benchmarks:

```
-m64 -qnextgen -Wl,-plugin-opt=-x86-branches-within-32B-boundaries  
-Wl,-z,muldefs -fuse-ld=gold -xCORE-AVX512 -Ofast -ffast-math -flto  
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4  
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

Fortran benchmarks:

```
-m64 -Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs  
-fuse-ld=gold -xCORE-AVX512 -O3 -ipo -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-multiple-gather-scatter-by-shuffles  
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte  
-auto -mbranches-within-32B-boundaries -L/usr/local/je5.0.1-64/lib  
-ljemalloc
```

Benchmarks using both Fortran and C:

```
-m64 -qnextgen -std=c11  
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs  
-fuse-ld=gold -xCORE-AVX512 -Ofast -ffast-math -flto -mfpmath=sse  
-funroll-loops -qopt-mem-layout-trans=4 -O3 -ipo -no-prec-div  
-qopt-prefetch -ffinite-math-only  
-qopt-multiple-gather-scatter-by-shuffles -nostandard-realloc-lhs  
-align array32byte -auto -mbranches-within-32B-boundaries  
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

Benchmarks using both C and C++:

```
-m64 -qnextgen -std=c11  
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs  
-fuse-ld=gold -xCORE-AVX512 -Ofast -ffast-math -flto -mfpmath=sse  
-funroll-loops -qopt-mem-layout-trans=4 -L/usr/local/je5.0.1-64/lib  
-ljemalloc
```

Benchmarks using Fortran, C, and C++:

```
-m64 -qnextgen -std=c11  
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs  
-fuse-ld=gold -xCORE-AVX512 -Ofast -ffast-math -flto -mfpmath=sse  
-funroll-loops -qopt-mem-layout-trans=4 -O3 -ipo -no-prec-div  
-qopt-prefetch -ffinite-math-only  
-qopt-multiple-gather-scatter-by-shuffles -nostandard-realloc-lhs  
-align array32byte -auto -mbranches-within-32B-boundaries  
-L/usr/local/je5.0.1-64/lib -ljemalloc
```



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

DS400TR-28RL

(2.40 GHz, Intel Xeon Silver 4210R)

**SPECrate®2017\_fp\_base = 129**

**SPECrate®2017\_fp\_peak = 131**

CPU2017 License: 006042

Test Sponsor: Netweb Pte Ltd

Tested by: Tyrone Systems

**Test Date:** Oct-2020

**Hardware Availability:** Aug-2020

**Software Availability:** Jun-2020

## Peak Compiler Invocation

C benchmarks:

icc

C++ benchmarks:

icpc

Fortran benchmarks:

ifort

Benchmarks using both Fortran and C:

ifort icc

Benchmarks using both C and C++:

icpcicc

Benchmarks using Fortran, C, and C++:

icpciccifort

## Peak Portability Flags

Same as Base Portability Flags

## Peak Optimization Flags

C benchmarks:

519.lbm\_r: basepeak = yes

538.imagick\_r: basepeak = yes

544.nab\_r: basepeak = yes

C++ benchmarks:

508.namd\_r: basepeak = yes

510.parest\_r: -m64 -qnextgen  
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries  
-Wl,-z,muldefs -fuse-ld=gold -xCORE-AVX512 -Ofast  
-ffast-math -flto -mfpmath=sse -funroll-loops  
-qopt-mem-layout-trans=4 -L/usr/local/jetson-tegra-64/lib  
-ljemalloc

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

DS400TR-28RL

(2.40 GHz, Intel Xeon Silver 4210R)

SPECrate®2017\_fp\_base = 129

SPECrate®2017\_fp\_peak = 131

CPU2017 License: 006042

Test Sponsor: Netweb Pte Ltd

Tested by: Tyrone Systems

Test Date: Oct-2020

Hardware Availability: Aug-2020

Software Availability: Jun-2020

## Peak Optimization Flags (Continued)

Fortran benchmarks:

```
503.bwaves_r: -m64 -Wl,-plugin-opt=-x86-branches-within-32B-boundaries  
-Wl,-z,muldefs -fuse-ld=gold -xCORE-AVX512 -O3 -ipo  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-multiple-gather-scatter-by-shuffles  
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs  
-align array32byte -auto -mbranches-within-32B-boundaries  
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

549.fotonik3d\_r: basepeak = yes

554.roms\_r: Same as 503.bwaves\_r

Benchmarks using both Fortran and C:

```
521.wrf_r: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512 -O3  
-ipo -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-multiple-gather-scatter-by-shuffles  
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries  
-nostandard-realloc-lhs -align array32byte -auto  
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

527.cam4\_r: basepeak = yes

Benchmarks using both C and C++:

```
511.povray_r: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512 -O3  
-ipo -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-multiple-gather-scatter-by-shuffles  
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries  
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

526.blender\_r: basepeak = yes

Benchmarks using Fortran, C, and C++:

507.cactuBSSN\_r: basepeak = yes

The flags files that were used to format this result can be browsed at

[http://www.spec.org/cpu2017/flags/Intel-ic19.lul-official-linux64\\_revA.html](http://www.spec.org/cpu2017/flags/Intel-ic19.lul-official-linux64_revA.html)

<http://www.spec.org/cpu2017/flags/TyroneIT-Platform-Settings-V1-CLX-revA.html>



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

DS400TR-28RL

(2.40 GHz, Intel Xeon Silver 4210R)

**SPECrate®2017\_fp\_base = 129**

**SPECrate®2017\_fp\_peak = 131**

**CPU2017 License:** 006042

**Test Sponsor:** Netweb Pte Ltd

**Tested by:** Tyrone Systems

**Test Date:** Oct-2020

**Hardware Availability:** Aug-2020

**Software Availability:** Jun-2020

You can also download the XML flags sources by saving the following links:

[http://www.spec.org/cpu2017/flags/Intel-ic19.l1l-official-linux64\\_revA.xml](http://www.spec.org/cpu2017/flags/Intel-ic19.l1l-official-linux64_revA.xml)

<http://www.spec.org/cpu2017/flags/TyroneIT-Platform-Settings-V1-CLX-revA.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.1.0 on 2020-10-03 15:20:47-0400.

Report generated on 2020-10-28 10:51:09 by CPU2017 PDF formatter v6255.

Originally published on 2020-10-27.