SPEC CPU®2017 Floating Point Rate Result

Hewlett Packard Enterprise

(Test Sponsor: HPE)

ProLiant DL380 Gen10
(3.0 GHz, Intel Xeon Gold 6248R)

SPECrate®2017_fp_base = 286

SPECrate®2017_fp_peak = 304

CPU2017 License:	3	**Test Date:**	Jan-2021
Test Sponsor:	HPE	**Hardware Availability:**	Feb-2020
Tested by:	HPE	**Software Availability:**	Aug-2020



Hardware

CPU Name:	Intel Xeon Gold 6248R
Max MHz:	4000
Nominal:	3000
Enabled:	48 cores, 2 chips, 2 threads/core
Orderable:	1, 2 chip(s)
Cache L1:	32 KB I + 32 KB D on chip per core
L2:	1 MB I+D on chip per core
L3:	35.75 MB I+D on chip per chip
Other:	None
Memory:	384 GB (24 x 16 GB 2Rx8 PC4-2933Y-R)
Storage:	1 x 600 GB SAS SSD, RAID 0
Other:	None

Software

OS:	Red Hat Enterprise Linux release 8.2 (Ootpa) 4.18.0-193.el8.x86_64
Compiler:	C/C++: Version 19.1.2.275 of Intel C/C++ Compiler for Linux; Fortran: Version 19.1.2.275 of Intel Fortran Compiler for Linux
Parallel:	No
Firmware:	HPE BIOS Version U30 U30 v2.40(10/26/2020) released Oct-2020
File System:	xfs
System State:	Run level 3 (multi user)
Base Pointers:	64-bit
Peak Pointers:	64-bit
Other:	jemalloc memory allocator V5.0.1
Power Management:	BIOS set to prefer performance at the cost of additional power usage

SPEC CPU®2017 Floating Point Rate Result

Hewlett Packard Enterprise
(Test Sponsor: HPE)
ProLiant DL380 Gen10
(3.0 GHz, Intel Xeon Gold 6248R)

SPECrate®2017_fp_base = 286

SPECrate®2017_fp_peak = 304

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

Test Date: Jan-2021
Hardware Availability: Feb-2020
Software Availability: Aug-2020

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	96	**1835**	**525**	1835	525	1837	524	48	895	538	895	538	**895**	**538**
507.cactuBSSN_r	96	301	404	298	408	**300**	**405**	96	301	404	298	408	**300**	**405**
508.namd_r	96	356	256	**356**	**256**	357	256	96	356	256	**356**	**256**	357	256
510.parest_r	96	1855	135	**1853**	**136**	1849	136	48	672	187	**673**	**187**	674	186
511.povray_r	96	594	377	593	378	**593**	**378**	96	515	435	**513**	**437**	512	438
519.lbm_r	96	798	127	**799**	**127**	799	127	96	798	127	**799**	**127**	799	127
521.wrf_r	96	928	232	922	233	**923**	**233**	48	401	268	**401**	**268**	401	268
526.blender_r	96	**438**	**334**	437	335	438	333	96	**438**	**334**	437	335	438	333
527.cam4_r	96	**492**	**341**	490	343	493	340	96	**492**	**341**	490	343	493	340
538.imagick_r	96	273	876	**268**	**890**	268	891	96	273	876	**268**	**890**	268	891
544.nab_r	96	269	600	**269**	**601**	269	601	96	269	600	**269**	**601**	269	601
549.fotonik3d_r	96	2263	165	**2249**	**166**	2243	167	96	2263	165	**2249**	**166**	2243	167
554.roms_r	96	1509	101	1516	101	**1512**	**101**	48	619	123	625	122	**622**	**123**

SPECrate®2017_fp_base = 286

SPECrate®2017_fp_peak = 304

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

```
The numactl mechanism was used to bind copies to processors. The config file option 'submit'
was used to generate numactl commands to bind each copy to a specific processor.
For details, please see the config file.
```

Operating System Notes

```
Stack size set to unlimited using "ulimit -s unlimited"
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3 >       /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>
```

Environment Variables Notes

```
Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH =
     "/home/cpu2017_1.2_binaries/lib/intel64:/home/cpu2017_1.2_binaries/je5.0
     .1-64"
MALLOC_CONF = "retain:true"
```

General Notes

```
Binaries compiled on a system with 1x Intel Core i9-7980XE CPU + 64GB RAM
memory using Redhat Enterprise Linux 8.0
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)
is mitigated in the system as tested and documented.
jemalloc, a general purpose malloc implementation
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5
sources available from jemalloc.net or https://github.com/jemalloc/jemalloc/releases
```

Platform Notes

```
BIOS Configuration:
Thermal Configuration set to Maximum Cooling
Memory Patrol Scrubbing set to Disabled
LLC Prefetch set to Enabled
LLC Dead Line Allocation set to Disabled
Enhanced Processor Performance set to Enabled
Workload Profile set to General Throughput Compute
Workload Profile set to Custom
DCU Stream Prefetcher set to Disabled

 Sysinfo program /home/cpu2017_1.2_binaries/bin/sysinfo
 Rev: r6365 of 2019-08-21 295195f888a3d7edb1e6e46a485a0011
 running on localhost.localdomain Mon Jan 11 12:56:27 2021

 SUT (System Under Test) info as seen by some common utilities.
 For more information on this section, see
    https://www.spec.org/cpu2017/Docs/config.html#sysinfo

 From /proc/cpuinfo
    model name : Intel(R) Xeon(R) Gold 6248R CPU @ 3.00GHz
       2  "physical id"s (chips)
       96 "processors"
    cores, siblings (Caution: counting these is hw and system dependent. The following
    excerpts from /proc/cpuinfo might not be reliable.  Use with caution.)
       cpu cores : 24
       siblings  : 48
       physical 0: cores 0 1 2 3 9 10 11 12 13 16 17 18 19 20 21 24 25 26 27 28 29
       physical 1: cores 0 1 2 3 9 10 11 12 13 16 17 18 19 20 21 24 25 26 27 28 29

 From lscpu:
      Architecture:        x86_64
      CPU op-mode(s):      32-bit, 64-bit
```

(Continued on next page)

Platform Notes (Continued)

```
     Byte Order:          Little Endian
     CPU(s):              96
     On-line CPU(s) list: 0-95
     Thread(s) per core:  2
     Core(s) per socket:  24
     Socket(s):           2
     NUMA node(s):        4
     Vendor ID:           GenuineIntel
     CPU family:          6
     Model:               85
     Model name:          Intel(R) Xeon(R) Gold 6248R CPU @ 3.00GHz
     Stepping:            7
     CPU MHz:             3535.574
     BogoMIPS:            6000.00
     Virtualization:      VT-x
     L1d cache:           32K
     L1i cache:           32K
     L2 cache:            1024K
     L3 cache:            36608K
     NUMA node0 CPU(s):   0-11,48-59
     NUMA node1 CPU(s):   12-23,60-71
     NUMA node2 CPU(s):   24-35,72-83
     NUMA node3 CPU(s):   36-47,84-95
     Flags:               fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
     pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
     lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
     aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16
     xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave
     avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 cdp_l3
     invpcid_single intel_ppin ssbd mba ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi
     flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm
     cqm mpx rdt_a avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd
     avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total
     cqm_mbm_local dtherm ida arat pln pts pku ospke avx512_vnni md_clear flush_l1d
     arch_capabilities

 /proc/cpuinfo cache data
    cache size : 36608 KB

 From numactl --hardware  WARNING: a numactl 'node' might or might not correspond to a
 physical chip.
   available: 4 nodes (0-3)
   node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 48 49 50 51 52 53 54 55 56 57 58 59
   node 0 size: 96328 MB
   node 0 free: 84107 MB
   node 1 cpus: 12 13 14 15 16 17 18 19 20 21 22 23 60 61 62 63 64 65 66 67 68 69 70 71
   node 1 size: 96762 MB
```

(Continued on next page)

Platform Notes (Continued)

```
    node 1 free: 86571 MB
    node 2 cpus: 24 25 26 27 28 29 30 31 32 33 34 35 72 73 74 75 76 77 78 79 80 81 82 83
    node 2 size: 96762 MB
    node 2 free: 86956 MB
    node 3 cpus: 36 37 38 39 40 41 42 43 44 45 46 47 84 85 86 87 88 89 90 91 92 93 94 95
    node 3 size: 96762 MB
    node 3 free: 86956 MB
    node distances:
    node   0   1   2   3
      0:  10  21  31  31
      1:  21  10  31  31
      2:  31  31  10  21
      3:  31  31  21  10

  From /proc/meminfo
     MemTotal:       395895272 kB
     HugePages_Total:       0
     Hugepagesize:       2048 kB

  From /etc/*release* /etc/*version*
     os-release:
        NAME="Red Hat Enterprise Linux"
        VERSION="8.2 (Ootpa)"
        ID="rhel"
        ID_LIKE="fedora"
        VERSION_ID="8.2"
        PLATFORM_ID="platform:el8"
        PRETTY_NAME="Red Hat Enterprise Linux 8.2 (Ootpa)"
        ANSI_COLOR="0;31"
     redhat-release: Red Hat Enterprise Linux release 8.2 (Ootpa)
     system-release: Red Hat Enterprise Linux release 8.2 (Ootpa)
     system-release-cpe: cpe:/o:redhat:enterprise_linux:8.2:ga

  uname -a:
     Linux localhost.localdomain 4.18.0-193.el8.x86_64 #1 SMP Fri Mar 27 14:35:58 UTC 2020
     x86_64 x86_64 x86_64 GNU/Linux

  Kernel self-reported vulnerability status:

  itlb_multihit:                              KVM: Mitigation: Split huge pages
  CVE-2018-3620 (L1 Terminal Fault):          Not affected
  Microarchitectural Data Sampling:           Not affected
  CVE-2017-5754 (Meltdown):                   Not affected
  CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store Bypass disabled
                                              via prctl and seccomp
  CVE-2017-5753 (Spectre variant 1):        Mitigation: usercopy/swapgs barriers and __user
                                              pointer sanitization
```

(Continued on next page)

Platform Notes (Continued)

```
CVE-2017-5715 (Spectre variant 2):        Mitigation: Enhanced IBRS, IBPB: conditional,
                                           RSB filling
tsx_async_abort:                          Mitigation: Clear CPU buffers; SMT vulnerable

run-level 3 Jan 11 05:29

SPEC is set to: /home/cpu2017_1.2_binaries
   Filesystem            Type  Size  Used Avail Use% Mounted on
   /dev/mapper/rhel-home xfs   504G  117G  387G  24% /home

From /sys/devices/virtual/dmi/id
    BIOS:    HPE U30 10/26/2020
    Vendor:  HPE
    Product: ProLiant DL380 Gen10
    Product Family: ProLiant
    Serial:  7CE714P19P

Additional information from dmidecode follows.  WARNING: Use caution when you interpret
this section. The 'dmidecode' program reads system data which is "intended to allow
hardware to be accurately determined", but the intent may not be met, as there are
frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
  Memory:
    24x UNKNOWN NOT AVAILABLE 16 GB 2 rank 2933

(End of data from sysinfo program)
```

Compiler Version Notes

```
==============================================================================
C               | 519.lbm_r(base, peak) 538.imagick_r(base, peak)
                | 544.nab_r(base, peak)
------------------------------------------------------------------------------
Intel(R) C Compiler for applications running on Intel(R) 64, Version
  19.1.2.275 Build 20200604
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C++             | 508.namd_r(base, peak) 510.parest_r(base, peak)
------------------------------------------------------------------------------
Intel(R) C++ Compiler for applications running on Intel(R) 64, Version
  19.1.2.275 Build 20200604
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
```

(Continued on next page)

Compiler Version Notes (Continued)

```
C++, C          | 511.povray_r(base) 526.blender_r(base, peak)
------------------------------------------------------------------------------
Intel(R) C++ Compiler for applications running on Intel(R) 64, Version
  19.1.2.275 Build 20200604
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) C Compiler for applications running on Intel(R) 64, Version
  19.1.2.275 Build 20200604
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C++, C          | 511.povray_r(peak)
------------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.1.2.275 Build 20200623
Copyright (C) 1985-2020 Intel Corporation.  All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.1.2.275 Build 20200623
Copyright (C) 1985-2020 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C++, C          | 511.povray_r(base) 526.blender_r(base, peak)
------------------------------------------------------------------------------
Intel(R) C++ Compiler for applications running on Intel(R) 64, Version
  19.1.2.275 Build 20200604
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) C Compiler for applications running on Intel(R) 64, Version
  19.1.2.275 Build 20200604
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C++, C          | 511.povray_r(peak)
------------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.1.2.275 Build 20200623
Copyright (C) 1985-2020 Intel Corporation.  All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.1.2.275 Build 20200623
Copyright (C) 1985-2020 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C++, C, Fortran | 507.cactuBSSN_r(base, peak)
------------------------------------------------------------------------------
Intel(R) C++ Compiler for applications running on Intel(R) 64, Version
```

(Continued on next page)

Compiler Version Notes (Continued)

```
  19.1.2.275 Build 20200604
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) C Compiler for applications running on Intel(R) 64, Version
  19.1.2.275 Build 20200604
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
  64, Version 19.1.2.275 Build 20200623
Copyright (C) 1985-2020 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------

==============================================================================
Fortran          | 503.bwaves_r(base, peak) 549.fotonik3d_r(base, peak)
                 | 554.roms_r(base, peak)
------------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
  64, Version 19.1.2.275 Build 20200623
Copyright (C) 1985-2020 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------

==============================================================================
Fortran, C       | 521.wrf_r(base) 527.cam4_r(base, peak)
------------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
  64, Version 19.1.2.275 Build 20200623
Copyright (C) 1985-2020 Intel Corporation.  All rights reserved.
Intel(R) C Compiler for applications running on Intel(R) 64, Version
  19.1.2.275 Build 20200604
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
Fortran, C       | 521.wrf_r(peak)
------------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
  64, Version 19.1.2.275 Build 20200623
Copyright (C) 1985-2020 Intel Corporation.  All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.1.2.275 Build 20200623
Copyright (C) 1985-2020 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------

==============================================================================
Fortran, C       | 521.wrf_r(base) 527.cam4_r(base, peak)
------------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
  64, Version 19.1.2.275 Build 20200623
Copyright (C) 1985-2020 Intel Corporation.  All rights reserved.
```

(Continued on next page)

Compiler Version Notes (Continued)

```
Intel(R) C Compiler for applications running on Intel(R) 64, Version
  19.1.2.275 Build 20200604
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
Fortran, C      | 521.wrf_r(peak)
------------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
  64, Version 19.1.2.275 Build 20200623
Copyright (C) 1985-2020 Intel Corporation.  All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.1.2.275 Build 20200623
Copyright (C) 1985-2020 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------
```

Base Compiler Invocation

C benchmarks:
icc

C++ benchmarks:
icpc

Fortran benchmarks:
ifort

Benchmarks using both Fortran and C:
ifort icc

Benchmarks using both C and C++:
icpc icc

Benchmarks using Fortran, C, and C++:
icpc icc ifort

Base Portability Flags

503.bwaves_r: -DSPEC_LP64
507.cactuBSSN_r: -DSPEC_LP64
508.namd_r: -DSPEC_LP64
510.parest_r: -DSPEC_LP64
511.povray_r: -DSPEC_LP64

(Continued on next page)

Base Portability Flags (Continued)

519.lbm_r: -DSPEC_LP64
521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsigned-char
527.cam4_r: -DSPEC_LP64 -DSPEC_CASE_FLAG
538.imagick_r: -DSPEC_LP64
544.nab_r: -DSPEC_LP64
549.fotonik3d_r: -DSPEC_LP64
554.roms_r: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-m64 -qnextgen -std=c11
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs
-xCORE-AVX512 -Ofast -ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

C++ benchmarks:
-m64 -qnextgen -Wl,-plugin-opt=-x86-branches-within-32B-boundaries
-Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math -flto -mfpmath=sse
-funroll-loops -qopt-mem-layout-trans=4
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

Fortran benchmarks:
-m64 -Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs
-xCORE-AVX512 -O3 -ipo -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-multiple-gather-scatter-by-shuffles
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte
-auto -mbranches-within-32B-boundaries
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

Benchmarks using both Fortran and C:
-m64 -qnextgen -std=c11
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs
-xCORE-AVX512 -Ofast -ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -O3 -ipo -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-multiple-gather-scatter-by-shuffles
-nostandard-realloc-lhs -align array32byte -auto
-mbranches-within-32B-boundaries -L/usr/local/jemalloc64-5.0.1/lib
-ljemalloc

Benchmarks using both C and C++:
-m64 -qnextgen -std=c11
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs

(Continued on next page)

Base Optimization Flags (Continued)

Benchmarks using both C and C++ (continued):
-xCORE-AVX512 -Ofast -ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

Benchmarks using Fortran, C, and C++:
-m64 -qnextgen -std=c11
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs
-xCORE-AVX512 -Ofast -ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -O3 -ipo -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-multiple-gather-scatter-by-shuffles
-nostandard-realloc-lhs -align array32byte -auto
-mbranches-within-32B-boundaries -L/usr/local/jemalloc64-5.0.1/lib
-ljemalloc

Peak Compiler Invocation

C benchmarks:
icc

C++ benchmarks:
icpc

Fortran benchmarks:
ifort

Benchmarks using both Fortran and C:
ifort icc

Benchmarks using both C and C++:
icpc icc

Benchmarks using Fortran, C, and C++:
icpc icc ifort

Peak Portability Flags

Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:

519.lbm_r: `basepeak = yes`

538.imagick_r: `basepeak = yes`

544.nab_r: `basepeak = yes`

C++ benchmarks:

508.namd_r: `basepeak = yes`

510.parest_r: `-m64 -qnextgen -Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math -flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc`

Fortran benchmarks:

503.bwaves_r: `-m64 -Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs -xCORE-AVX512 -O3 -ipo -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-multiple-gather-scatter-by-shuffles -qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte -auto -mbranches-within-32B-boundaries -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc`

549.fotonik3d_r: `basepeak = yes`

554.roms_r: `Same as 503.bwaves_r`

Benchmarks using both Fortran and C:

521.wrf_r: `-prof-gen`(pass 1) `-prof-use`(pass 2) `-xCORE-AVX512 -O3 -ipo -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-multiple-gather-scatter-by-shuffles -qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries -nostandard-realloc-lhs -align array32byte -auto -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc`

527.cam4_r: `basepeak = yes`

Benchmarks using both C and C++:

(Continued on next page)

Peak Optimization Flags (Continued)

511.povray_r: `-prof-gen`(pass 1) `-prof-use`(pass 2) `-xCORE-AVX512 -O3 -ipo -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-multiple-gather-scatter-by-shuffles -qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc`

526.blender_r: `basepeak = yes`

Benchmarks using Fortran, C, and C++:

507.cactuBSSN_r: `basepeak = yes`

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.3-CLX-revC.html
http://www.spec.org/cpu2017/flags/Intel-ic19.1u1-official-linux64_revA.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.3-CLX-revC.xml
http://www.spec.org/cpu2017/flags/Intel-ic19.1u1-official-linux64_revA.xml

Tested with SPEC CPU®2017 v1.1.0 on 2021-01-11 02:26:27-0500.
Report generated on 2021-02-02 19:47:50 by CPU2017 PS formatter v6255.
Originally published on 2021-02-02.