Dell Inc. PowerEdge XR12 (Intel Xeon Gold 6312U, 2.40 GHz) SPEC CPU 2017 Floating Point Rate Result

SPECraten®2017_fp_base = 180
SPECraten®2017_fp_peak = 188

Cpu2017 License: 55
Test Sponsor: Dell Inc.
Tested by: Dell Inc.

Test Date: May-2021
Hardware Availability: Jul-2021

Software Availability: Feb-2021

<table>
<thead>
<tr>
<th>Program</th>
<th>Copies</th>
</tr>
</thead>
<tbody>
<tr>
<td>503.bwaves_r</td>
<td>48</td>
</tr>
<tr>
<td>507.cactuBSSN_r</td>
<td>48</td>
</tr>
<tr>
<td>508.namd_r</td>
<td>48</td>
</tr>
<tr>
<td>510.parest_r</td>
<td>48</td>
</tr>
<tr>
<td>511.povray_r</td>
<td>48</td>
</tr>
<tr>
<td>519.lbm_r</td>
<td>48</td>
</tr>
<tr>
<td>521.wrf_r</td>
<td>48</td>
</tr>
<tr>
<td>526.blender_r</td>
<td>48</td>
</tr>
<tr>
<td>527.cam4_r</td>
<td>48</td>
</tr>
<tr>
<td>538.imagick_r</td>
<td>48</td>
</tr>
<tr>
<td>544.nab_r</td>
<td>48</td>
</tr>
<tr>
<td>549.fotonik3d_r</td>
<td>48</td>
</tr>
<tr>
<td>554.roms_r</td>
<td>48</td>
</tr>
</tbody>
</table>

Hardware

CPU Name: Intel Xeon Gold 6312U
Max MHZ: 3600
Nominal: 2400
Enabled: 24 cores, 1 chip, 2 threads/core
Orderable: 1 chip
Cache L1: 32 KB I + 48 KB D on chip per core
L2: 1.25 MB I+D on chip per core
L3: 36 MB I+D on chip per chip
Other: None
Memory: 512 GB (8 x 64 GB 2Rx4 PC4-3200AA-R)
Storage: 225 GB on tmpfs
Other: None

Software

OS: Red Hat Enterprise Linux 8.3 (Ootpa)
4.18.0-240.15.1.el8_3.x86_64
Compiler: C/C++: Version 2021.1 of Intel oneAPI DPC++/C++
Compiler Build 20201113 for Linux;
Fortran: Version 2021.1 of Intel Fortran Compiler
Classic Build 20201112 for Linux;
C/C++: Version 2021.1 of Intel C/C++ Compiler
Classic Build 20201112 for Linux
Parallel: No
Firmware: Version 0.6.2 released Apr-2021
File System: tmpfs
System State: Run level 5 (graphical multi-user)
Base Pointers: 64-bit
Peak Pointers: 64-bit
Other: jemalloc memory allocator V5.0.1
Power Management: BIOS and OS set to prefer performance at the cost of additional power usage.
<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>503.bwaves_r</td>
<td>48</td>
<td>1322</td>
<td>364</td>
<td>1320</td>
<td>365</td>
<td></td>
<td></td>
<td>48</td>
<td>1322</td>
<td>364</td>
<td>1320</td>
<td>365</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>507.cactuBSSN_r</td>
<td>48</td>
<td>243</td>
<td>251</td>
<td>241</td>
<td>252</td>
<td></td>
<td></td>
<td>48</td>
<td>243</td>
<td>251</td>
<td>241</td>
<td>252</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>508.namd_r</td>
<td>48</td>
<td>339</td>
<td>134</td>
<td>339</td>
<td>134</td>
<td></td>
<td></td>
<td>48</td>
<td>339</td>
<td>134</td>
<td>339</td>
<td>134</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>510.parest_r</td>
<td>48</td>
<td>1294</td>
<td>97.1</td>
<td>1294</td>
<td>97.1</td>
<td></td>
<td></td>
<td>24</td>
<td>541</td>
<td>116</td>
<td>540</td>
<td>116</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>511.povray_r</td>
<td>48</td>
<td>568</td>
<td>197</td>
<td>568</td>
<td>197</td>
<td></td>
<td></td>
<td>48</td>
<td>492</td>
<td>228</td>
<td>495</td>
<td>226</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>519.lbm_r</td>
<td>48</td>
<td>644</td>
<td>167</td>
<td>644</td>
<td>167</td>
<td></td>
<td></td>
<td>48</td>
<td>644</td>
<td>167</td>
<td>644</td>
<td>167</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>521.wrf_r</td>
<td>48</td>
<td>400</td>
<td>183</td>
<td>402</td>
<td>182</td>
<td></td>
<td></td>
<td>48</td>
<td>400</td>
<td>183</td>
<td>402</td>
<td>182</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>526.blender_r</td>
<td>48</td>
<td>470</td>
<td>179</td>
<td>476</td>
<td>180</td>
<td></td>
<td></td>
<td>48</td>
<td>470</td>
<td>179</td>
<td>476</td>
<td>180</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>527.cam4_r</td>
<td>48</td>
<td>248</td>
<td>481</td>
<td>248</td>
<td>481</td>
<td></td>
<td></td>
<td>48</td>
<td>248</td>
<td>481</td>
<td>248</td>
<td>481</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>538.imagick_r</td>
<td>48</td>
<td>268</td>
<td>302</td>
<td>266</td>
<td>304</td>
<td></td>
<td></td>
<td>48</td>
<td>265</td>
<td>305</td>
<td>260</td>
<td>311</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>544.nab_r</td>
<td>48</td>
<td>1705</td>
<td>110</td>
<td>1709</td>
<td>109</td>
<td></td>
<td></td>
<td>48</td>
<td>1705</td>
<td>110</td>
<td>1709</td>
<td>109</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>549.fotonik3d_r</td>
<td>48</td>
<td>1031</td>
<td>74.0</td>
<td>1030</td>
<td>74.0</td>
<td></td>
<td></td>
<td>24</td>
<td>417</td>
<td>91.5</td>
<td>415</td>
<td>92.0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

**Submit Notes**

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

**Operating System Notes**

Stack size set to unlimited using "ulimit -s unlimited"

**Environment Variables Notes**

Environment variables set by runcpu before the start of the run:

```
LD_LIBRARY_PATH = "/mnt/ramdisk/cpu2017-1.1.5-ic2021.1/lib/intel64:/mnt/ramdisk/cpu2017-1.1.5-ic2021.1/je5.0.1-64"
MALLOC_CONF = "retain:true"
```

**General Notes**

Binaries compiled on a system with 1x Intel Core i9-7980XE CPU + 64GB RAM memory using Red Hat Enterprise Linux 8.1
Transparent Huge Pages enabled by default

(Continued on next page)
General Notes (Continued)

Prior to runcpu invocation
Filesystem page cache synced and cleared with:
 sync; echo 3> /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
 numactl --interleave=all runcpu <etc>
jemalloc, a general purpose malloc implementation
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)
is mitigated in the system as tested and documented.

Benchmark run from a 225 GB ramdisk created with the cmd: "mount -t tmpfs -o size=225G tmpfs /mnt/ramdisk"

Platform Notes

BIOS Settings:
  Sub NUMA Cluster : 2-Way Clustering
  Virtualization Technology : Disabled

  System Profile : Custom
  CPU Power Management : Maximum Performance
    C1E : Disabled
    C States : Autonomous
  Memory Patrol Scrub : Disabled
  Energy Efficiency Policy : Performance
  CPU Interconnect Bus Link
    Power Management : Disabled

Sysinfo program /mnt/ramdisk/cpu2017-1.1.5-ic2021.1/bin/sysinfo
Rev: r6538 of 2020-09-24 e8664e66d2d7080afeaa89d4b38e2f1c
running on localhost.localdomain Wed May  5 08:29:49 2021

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
  https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
  model name : Intel(R) Xeon(R) Gold 6312U CPU @ 2.40GHz
  1 "physical id"s (chips)
  48 "processors"

(Continued on next page)
Platform Notes (Continued)

cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

  cpu cores : 24
  siblings  : 48
  physical 0: cores 0 1 10 11 12 13 14 15 16 17 18 19 20 21 22 23

From lsarcpu:
  Architecture:        x86_64
  CPU op-mode(s):      32-bit, 64-bit
  Byte Order:          Little Endian
  CPU(s):              48
  On-line CPU(s) list: 0-47
  Thread(s) per core:  2
  Core(s) per socket:  24
  Socket(s):           1
  NUMA node(s):        2
  Vendor ID:           GenuineIntel
  CPU family:          6
  Model:               106
  Model name:          Intel(R) Xeon(R) Gold 6312U CPU @ 2.40GHz
  Stepping:            6
  CPU MHz:             3156.895
  BogoMIPS:            4800.00
  Virtualization:      VT-x
  L1d cache:           48K
  L1i cache:           32K
  L2 cache:            1280K
  L3 cache:            36864K
  NUMA node0 CPU(s):
                        0,2,4,6,8,10,12,14,16,18,20,22,24,26,28,30,32,34,36,38,40,42,44,46
  NUMA node1 CPU(s):
                        1,3,5,7,9,11,13,15,17,19,21,23,25,27,29,31,33,35,37,39,41,43,45,47
  Flags:               fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
                        pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
                        lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
                        aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16
                        xptr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave
                        avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 invpcid_single
                        intel_p6�mp sbbd mba ibrs ibpb stibp ibrs_enabled fsgsbase tsc_adjust bmi1 hle avx2
                        smep bmi2 erms invpcid cqm rdt_a avx512f avx512dq rdseed adx smap avx512ifma
                        clflushopt clwb intel_pt avx512cd sha ni avx512bw avx512vl xsaveopt xsavec xgetbv1
                        xsavec qcm_llc qcm_occup l1c qcm_mbm_total qcm_mbm_local split_lock_detect wbnoinvd
                        dtherm ida arat pln pts avx512_vbmi umip pku ospke avx512_vbmi2 gfnl vaes vpclmulqdq
                        avx512_vnni avx512_bitalg tme avx512 vpdpctdq la57 rdpid md clear pconfig flush_lld
                        arch_capabilities

/proc/cpuinfo cache data

(Continued on next page)
SPEC CPU®2017 Floating Point Rate Result

Dell Inc.

PowerEdge XR12 (Intel Xeon Gold 6312U, 2.40 GHz)

SPECrate®2017_fp_base = 180
SPECrate®2017_fp_peak = 188

CPU2017 License: 55
Test Sponsor: Dell Inc.
Tested by: Dell Inc.

Test Date: May-2021
Hardware Availability: Jul-2021
Software Availability: Feb-2021

Platform Notes (Continued)

```
cache size : 36864 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.
 available: 2 nodes (0-1)
 node 0 cpus: 0 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46
 node 0 size: 249220 MB
 node 0 free: 255820 MB
 node 1 cpus: 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47
 node 1 size: 250000 MB
 node 1 free: 242063 MB
 node distances:
 node 0 1
 0: 10 11
 1: 11 10

From /proc/meminfo
 MemTotal: 527811708 kB
 HugePages_Total: 0
 Hugepagesize: 2048 kB
/sbin/tuned-adm active
 Current active profile: throughput-performance

From /etc/*release* /etc/*version*
 os=release:
 NAME="Red Hat Enterprise Linux"
 VERSION="8.3 (Ootpa)"
 ID="rhel"
 ID_LIKE="fedora"
 VERSION_ID="8.3"
 PLATFORM_ID="platform:el8"
 PRETTY_NAME="Red Hat Enterprise Linux 8.3 (Ootpa)"
 ANSI_COLOR="0;31"
 redhat-release: Red Hat Enterprise Linux release 8.3 (Ootpa)
 system-release: Red Hat Enterprise Linux release 8.3 (Ootpa)
 system-release-cpe: cpe:/o:redhat:enterprise_linux:8.3:ga

uname -a:
 Linux localhost.localdomain 4.18.0-240.15.1.el8_3.x86_64 #1 SMP Wed Feb 3 03:12:15 EST 2021 x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-12207 (iTLB Multihit): Not affected
CVE-2018-3620 (L1 Terminal Fault): Not affected
Microarchitectural Data Sampling: Not affected
```

(Continued on next page)
Platform Notes (Continued)

CVE-2017-5754 (Meltdown):       Not affected
CVE-2018-3639 (Speculative Store Bypass):
Mitigation: Speculative Store Bypass disabled via prctl and seccomp

CVE-2017-5753 (Spectre variant 1):
Mitigation: usercopy/swapgs barriers and __user pointer sanitization

CVE-2017-5715 (Spectre variant 2):
Mitigation: Enhanced IBRS, IBPB: conditional, RSB filling

CVE-2020-0543 (Special Register Buffer Data Sampling): Not affected
CVE-2019-11135 (TSX Asynchronous Abort):               Not affected

run-level 5 May 5 03:25

SPEC is set to: /mnt/ramdisk/cpu2017-1.1.5-ic2021.1
Filesystem   Type    Size  Used Avail Use% Mounted on
tmpfs          tmpfs  225G  7.0G  219G   4% /mnt/ramdisk

From /sys/devices/virtual/dmi/id
Vendor:        Dell Inc.
Product:       PowerEdge XR12
Product Family: PowerEdge
Serial:        0990104

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
Memory:
  5x 002C0632002C 36ASF8G72PZ-3G2B2 64 GB 2 rank 3200
  3x 00CE063200CE M393A8G40AB2-CWE 64 GB 2 rank 3200

BIOS:
  BIOS Vendor:        Dell Inc.
  BIOS Version:       0.6.2
  BIOS Date:          04/12/2021
  BIOS Revision:      0.6

(End of data from sysinfo program)

Compiler Version Notes

==============================================================================
<table>
<thead>
<tr>
<th>C</th>
<th>519.lbm_r(base, peak) 538.imagick_r(base, peak)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>544.nab_r(base, peak)</td>
</tr>
</tbody>
</table>
==============================================================================

(Continued on next page)
Compiler Version Notes (Continued)

<table>
<thead>
<tr>
<th>C++, C</th>
<th>508.namd_r(base, peak) 510.parest_r(base, peak)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2021.1 Build 20201113</td>
<td></td>
</tr>
<tr>
<td>Copyright (C) 1985-2020 Intel Corporation. All rights reserved.</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>C++, C</th>
<th>511.povray_r(peak)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel(R) C++ Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112_000000</td>
<td></td>
</tr>
<tr>
<td>Copyright (C) 1985-2020 Intel Corporation. All rights reserved.</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>C++, C</th>
<th>511.povray_r(base) 526.blender_r(base, peak)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2021.1 Build 20201113</td>
<td></td>
</tr>
<tr>
<td>Copyright (C) 1985-2020 Intel Corporation. All rights reserved.</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>C++, C</th>
<th>511.povray_r(peak)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel(R) C++ Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112_000000</td>
<td></td>
</tr>
<tr>
<td>Copyright (C) 1985-2020 Intel Corporation. All rights reserved.</td>
<td></td>
</tr>
</tbody>
</table>

(Continued on next page)
Dell Inc.

PowerEdge XR12 (Intel Xeon Gold 6312U, 2.40 GHz)

**SPECrater®2017_fp_base = 180**

**SPECrater®2017_fp_peak = 188**

- **CPU2017 License:** 55
- **Test Date:** May-2021
- **Test Sponsor:** Dell Inc.
- **Hardware Availability:** Jul-2021
- **Tested by:** Dell Inc.
- **Software Availability:** Feb-2021

---

### Compiler Version Notes (Continued)

<table>
<thead>
<tr>
<th>C++, C</th>
<th>511.povray_r(base) 526.blender_r(base, peak)</th>
</tr>
</thead>
</table>

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2021.1 Build 20201113

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2021.1 Build 20201113

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

---

<table>
<thead>
<tr>
<th>C++, C, Fortran</th>
<th>507.cactuBSSN_r(base, peak)</th>
</tr>
</thead>
</table>

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2021.1 Build 20201113

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2021.1 Build 20201113

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

---

<table>
<thead>
<tr>
<th>Fortran</th>
<th>503.bwaves_r(base, peak) 549.fotonik3d_r(base, peak)</th>
</tr>
</thead>
</table>

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112_000000

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

---

<table>
<thead>
<tr>
<th>Fortran, C</th>
<th>521.wrf_r(base, peak) 527.cam4_r(base, peak)</th>
</tr>
</thead>
</table>

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112_000000

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

---

<table>
<thead>
<tr>
<th>Fortran, C</th>
<th>521.wrf_r(base, peak) 527.cam4_r(base, peak)</th>
</tr>
</thead>
</table>

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112_000000

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Dell Inc.                        SPECrate®2017_fp_base = 180
PowerEdge XR12 (Intel Xeon Gold 6312U, 2.40 GHz) SPECrate®2017_fp_peak = 188

CPU2017 License: 55
Test Sponsor:  Dell Inc.
Tested by:  Dell Inc.

Test Date:  May-2021
Hardware Availability:  Jul-2021
Software Availability:  Feb-2021

Base Compiler Invocation

C benchmarks:
icx
C++ benchmarks:
icpx
Fortran benchmarks:
ifort
Benchmarks using both Fortran and C:
ifort icx
Benchmarks using both C and C++:
icpx icx
Benchmarks using Fortran, C, and C++:
icpx icx ifort

Base Portability Flags

503.bwaves_r: -DSPEC_LP64
507.cactuBSSN_r: -DSPEC_LP64
508.namd_r: -DSPEC_LP64
510.parest_r: -DSPEC_LP64
511.povray_r: -DSPEC_LP64
519.lbm_r: -DSPEC_LP64
521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsigned-char
527.cam4_r: -DSPEC_LP64 -DSPEC_CASE_FLAG
538.imagick_r: -DSPEC_LP64
544.nab_r: -DSPEC_LP64
549.fotonik3d_r: -DSPEC_LP64
554.roms_r: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-w -std=c11 -m64 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math
-fflto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-mbranches-within-32B-boundaries -ljemalloc
-L/usr/local/jemalloc64-5.0.1/lib

(Continued on next page)
Dell Inc.

PowerEdge XR12 (Intel Xeon Gold 6312U, 2.40 GHz)

<table>
<thead>
<tr>
<th>CPU2017 License</th>
<th>Test Date</th>
<th>Test Sponsor</th>
<th>Hardware Availability</th>
<th>Tested by</th>
</tr>
</thead>
<tbody>
<tr>
<td>55</td>
<td>May-2021</td>
<td>Dell Inc.</td>
<td>Jul-2021</td>
<td>Dell Inc.</td>
</tr>
</tbody>
</table>

**SPEC CPU®2017 Floating Point Rate Result**

**SPECrate®2017_fp_base = 180**

**SPECrate®2017_fp_peak = 188**

---

**Base Optimization Flags (Continued)**

C++ benchmarks:
- `-w` `-m64` `-Wl,-z,muldefs` `xCORE-AVX512` `-Ofast` `-ffast-math` `-flto`
- `-mfpmath=sse` `-funroll-loops` `-qopt-mem-layout-trans=4`
- `-mbranches-within-32B-boundaries` `-ljemalloc`
- `-L/usr/local/jemalloc64-5.0.1/lib`

Fortran benchmarks:
- `-w` `-m64` `-Wl,-z,muldefs` `xCORE-AVX512` `-O3` `-ipo` `-no-prec-div`
- `-qopt-prefetch` `-ffinite-math-only`
- `-qopt-multiple-gather-scatter-by-shuffles` `-qopt-mem-layout-trans=4`
- `-nostandard-realloc-lhs` `-align array32byte` `-auto`
- `-mbranches-within-32B-boundaries` `-ljemalloc`
- `-L/usr/local/jemalloc64-5.0.1/lib`

Benchmarks using both Fortran and C:
- `-w` `-m64` `-std=c11` `-Wl,-z,muldefs` `xCORE-AVX512` `-Ofast` `-ffast-math`
- `-flto` `-mfpmath=sse` `-funroll-loops` `-qopt-mem-layout-trans=4` `-O3` `-ipo`
- `-no-prec-div` `-qopt-prefetch` `-ffinite-math-only`
- `-qopt-multiple-gather-scatter-by-shuffles`
- `-mbranches-within-32B-boundaries` `-nostandard-realloc-lhs`
- `-align array32byte` `-auto` `-ljemalloc` `-L/usr/local/jemalloc64-5.0.1/lib`

Benchmarks using both C and C++:
- `-w` `-m64` `-std=c11` `-Wl,-z,muldefs` `xCORE-AVX512` `-Ofast` `-ffast-math`
- `-flto` `-mfpmath=sse` `-funroll-loops` `-qopt-mem-layout-trans=4`
- `-mbranches-within-32B-boundaries` `-ljemalloc`
- `-L/usr/local/jemalloc64-5.0.1/lib`

Benchmarks using Fortran, C, and C++:
- `-w` `-m64` `-std=c11` `-Wl,-z,muldefs` `xCORE-AVX512` `-Ofast` `-ffast-math`
- `-flto` `-mfpmath=sse` `-funroll-loops` `-qopt-mem-layout-trans=4` `-O3`
- `-no-prec-div` `-qopt-prefetch` `-ffinite-math-only`
- `-qopt-multiple-gather-scatter-by-shuffles`
- `-mbranches-within-32B-boundaries` `-nostandard-realloc-lhs`
- `-align array32byte` `-auto` `-ljemalloc` `-L/usr/local/jemalloc64-5.0.1/lib`

---

**Peak Compiler Invocation**

C benchmarks:
- `icx`

C++ benchmarks:
- `icpx`
Peak Compiler Invocation (Continued)

Fortran benchmarks:
ifort

Benchmarks using both Fortran and C:
ifort icx

Benchmarks using both C and C++:
511.povray_r icpc icc
526.blender_r icpx icx

Benchmarks using Fortran, C, and C++:
icpx icx ifort

Peak Portability Flags

Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:
519.lbm_r: basepeak = yes
538.imagick_r: basepeak = yes
544.nab_r: -w -std=c11 -m64 -Wl,-z,muldefs -xCORE-AVX512 -flto
-Ofast -qopt-mem-layout-trans=4
-fimf-accuracy-bits=14:sqrt
-mbranches-within-32B-boundaries -ljemalloc
-L/usr/local/jemalloc64-5.0.1/lib

C++ benchmarks:
508.namd_r: basepeak = yes
510.parest_r: -w -m64 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math
-flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries
-ljemalloc -L/usr/local/jemalloc64-5.0.1/lib
Dell Inc.  
PowerEdge XR12 (Intel Xeon Gold 6312U, 2.40 GHz)  

**SPECrate®2017_fp_base = 180**  
**SPECrate®2017_fp_peak = 188**

**CPU2017 License:** 55  
**Test Date:** May-2021  
**Test Sponsor:** Dell Inc.  
**Hardware Availability:** Jul-2021  
**Tested by:** Dell Inc.  
**Software Availability:** Feb-2021

---

**Peak Optimization Flags (Continued)**

Fortran benchmarks:

503.bwaves_r: basepeak = yes

549.fotonik3d_r: basepeak = yes

554.roms_r: -w -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ipo  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-multiple-gather-scatter-by-shuffles  
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs  
-align array32byte -auto -mbranches-within-32B-boundaries  
-ljemalloc -L/usr/local/jemalloc64-5.0.1/lib

Benmarks using both Fortran and C:

521.wrf_r: basepeak = yes

527.cam4_r: basepeak = yes

Benmarks using both C and C++:

511.povray_r: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512 -O3  
-ipo -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-multiple-gather-scatter-by-shuffles  
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries  
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

526.blender_r: basepeak = yes

Benmarks using Fortran, C, and C++:

507.cactuBSSN_r: basepeak = yes

---

The flags files that were used to format this result can be browsed at


You can also download the XML flags sources by saving the following links:

http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.xml

Dell Inc. | PowerEdge XR12 (Intel Xeon Gold 6312U, 2.40 GHz)
---|---
**SPECrate®2017_fp_base** = 180 | **SPECrate®2017_fp_peak** = 188

<table>
<thead>
<tr>
<th>CPU2017 License</th>
<th>55</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor</td>
<td>Dell Inc.</td>
</tr>
<tr>
<td>Tested by</td>
<td>Dell Inc.</td>
</tr>
<tr>
<td>Test Date</td>
<td>May-2021</td>
</tr>
<tr>
<td>Hardware Availability</td>
<td>Jul-2021</td>
</tr>
<tr>
<td>Software Availability</td>
<td>Feb-2021</td>
</tr>
</tbody>
</table>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.