



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

ProLiant DL560 Gen10

(2.30 GHz, Intel Xeon Gold 5218)

SPECrate®2017\_int\_base = 401

SPECrate®2017\_int\_peak = Not Run

CPU2017 License: 3


Test Sponsor: HPE

Tested by: HPE

Test Date: Jul-2021

Hardware Availability: May-2021

Software Availability: Dec-2020



## Hardware

CPU Name: Intel Xeon Gold 5218  
Max MHz: 3900  
Nominal: 2300  
Enabled: 64 cores, 4 chips, 2 threads/core  
Orderable: 1, 2, 4 chip(s)  
Cache L1: 32 KB I + 32 KB D on chip per core  
L2: 1 MB I+D on chip per core  
L3: 22 MB I+D on chip per chip  
Other: None  
Memory: 768 GB (24 x 32 GB 2Rx4 PC4-2933Y-R, running at 2666)  
Storage: 1 x 800 GB SAS SSD  
Other: None

## OS:

SUSE Linux Enterprise Server 15 SP2 (x86\_64)  
Kernel 5.3.18-22-default

## Compiler:

C/C++: Version 2021.1 of Intel oneAPI DPC++/C++ Compiler Build 20201113 for Linux;  
Fortran: Version 2021.1 of Intel Fortran Compiler Classic Build 20201112 for Linux;

## Parallel:

No  
HPE BIOS Version U34 v2.50 05/24/2021 released May-2021

## Firmware:

btrfs

## File System:

Run level 3 (multi-user)

## System State:

64-bit

## Base Pointers:

Not Applicable

## Peak Pointers:

None

## Other:

BIOS set to prefer performance at the cost of additional power usage

## Software

SUSE Linux Enterprise Server 15 SP2 (x86\_64)  
Kernel 5.3.18-22-default



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

ProLiant DL560 Gen10

(2.30 GHz, Intel Xeon Gold 5218)

**SPECrate®2017\_int\_base = 401**

**SPECrate®2017\_int\_peak = Not Run**

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

Test Date: Jul-2021

Hardware Availability: May-2021

Software Availability: Dec-2020

## Results Table

Benchmark	Base								Peak							
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
500.perlbench_r	128	741	275	<b>744</b>	<b>274</b>	745	273									
502.gcc_r	128	587	309	<b>584</b>	<b>310</b>	582	311									
505.mcf_r	128	<b>292</b>	<b>708</b>	292	708	291	710									
520.omnetpp_r	128	<b>661</b>	<b>254</b>	661	254	662	254									
523.xalancbmk_r	128	248	544	249	543	<b>248</b>	<b>544</b>									
525.x264_r	128	284	788	<b>283</b>	<b>791</b>	274	819									
531.deepsjeng_r	128	<b>469</b>	<b>313</b>	469	313	469	313									
541.leela_r	128	703	301	714	297	<b>713</b>	<b>297</b>									
548.exchange2_r	128	456	736	456	736	<b>456</b>	<b>736</b>									
557.xz_r	128	577	240	<b>577</b>	<b>240</b>	577	239									

**SPECrate®2017\_int\_base = 401**

**SPECrate®2017\_int\_peak = Not Run**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

sync; echo 3 > /proc/sys/vm/drop\_caches

## Environment Variables Notes

Environment variables set by runcpu before the start of the run:

```
LD_LIBRARY_PATH =
    "/home/cpu2017/lib/intel64:/home/cpu2017/lib/ia32:/home/cpu2017/je5.0.1-
    32"

```

MALLOC\_CONF = "retain:true"

## General Notes

Binaries compiled on a system with 1x Intel Core i9-7940X CPU + 64GB RAM memory using openSUSE Leap 15.2

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

ProLiant DL560 Gen10

(2.30 GHz, Intel Xeon Gold 5218)

**SPECrate®2017\_int\_base = 401**

**SPECrate®2017\_int\_peak = Not Run**

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

**Test Date:** Jul-2021

**Hardware Availability:** May-2021

**Software Availability:** Dec-2020

## General Notes (Continued)

Transparent Huge Pages enabled by default

Prior to runcpu invocation

runcpu command invoked through numactl i.e.:

numactl --interleave=all runcpu <etc>

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

Submitted\_by: "Bhatnagar, Prateek" <prateek.bhatnagar@hpe.com>

Submitted: Mon Aug 2 07:54:08 EDT 2021

Submission: cpu2017-20210802-28498.sub

## Platform Notes

BIOS Configuration:

Thermal Configuration set to Maximum Cooling

Memory Patrol Scrubbing set to Disabled

LLC Prefetch set to Enabled

LLC Dead Line Allocation set to Disabled

Enhanced Processor Performance set to Enabled

Workload Profile set to General Throughput Compute

Workload Profile set to Custom

Energy/Performance Bias set to Balanced Performance

Advanced Memory Protection set to Advanced ECC

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r6622 of 2021-04-07 982a61ec0915b55891ef0e16acafcc64d

running on localhost Mon Jul 26 00:39:47 2021

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Gold 5218 CPU @ 2.30GHz

4 "physical id"s (chips)

128 "processors"

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

cpu cores : 16

siblings : 32

physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

ProLiant DL560 Gen10

(2.30 GHz, Intel Xeon Gold 5218)

SPECrate®2017\_int\_base = 401

SPECrate®2017\_int\_peak = Not Run

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

Test Date: Jul-2021

Hardware Availability: May-2021

Software Availability: Dec-2020

## Platform Notes (Continued)

```
physical 2: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
physical 3: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
```

From lscpu from util-linux 2.33.1:

```
Architecture:           x86_64
CPU op-mode(s):        32-bit, 64-bit
Byte Order:            Little Endian
Address sizes:         46 bits physical, 48 bits virtual
CPU(s):                128
On-line CPU(s) list:  0-127
Thread(s) per core:   2
Core(s) per socket:   16
Socket(s):             4
NUMA node(s):          8
Vendor ID:             GenuineIntel
CPU family:            6
Model:                 85
Model name:            Intel(R) Xeon(R) Gold 5218 CPU @ 2.30GHz
Stepping:               6
CPU MHz:               1007.374
BogoMIPS:              4600.00
Virtualization:        VT-x
L1d cache:             32K
L1i cache:             32K
L2 cache:              1024K
L3 cache:              22528K
NUMA node0 CPU(s):    0-7,64-71
NUMA node1 CPU(s):    8-15,72-79
NUMA node2 CPU(s):    16-23,80-87
NUMA node3 CPU(s):    24-31,88-95
NUMA node4 CPU(s):    32-39,96-103
NUMA node5 CPU(s):    40-47,104-111
NUMA node6 CPU(s):    48-55,112-119
NUMA node7 CPU(s):    56-63,120-127
Flags:                 fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16
xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave
avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 cdp_l3
invpcid_single intel_ppin ssbd mba ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi
flexpriority ept vpid ept_ad fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms
invpcid rtm cqm mpx rdt_a avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt
avx512cd avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occur_llc
cqm_mbm_total cqm_mbm_local dtherm ida arat pln pts pku ospke avx512_vnni md_clear
flush_l1d arch_capabilities
```

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

ProLiant DL560 Gen10

(2.30 GHz, Intel Xeon Gold 5218)

SPECrate®2017\_int\_base = 401

SPECrate®2017\_int\_peak = Not Run

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

Test Date: Jul-2021

Hardware Availability: May-2021

Software Availability: Dec-2020

## Platform Notes (Continued)

```
/proc/cpuinfo cache data
    cache size : 22528 KB
```

From numactl --hardware

WARNING: a numactl 'node' might or might not correspond to a physical chip.

available: 8 nodes (0-7)

node 0 cpus: 0 1 2 3 4 5 6 7 64 65 66 67 68 69 70 71

node 0 size: 96324 MB

node 0 free: 95414 MB

node 1 cpus: 8 9 10 11 12 13 14 15 72 73 74 75 76 77 78 79

node 1 size: 96764 MB

node 1 free: 95632 MB

node 2 cpus: 16 17 18 19 20 21 22 23 80 81 82 83 84 85 86 87

node 2 size: 96764 MB

node 2 free: 96564 MB

node 3 cpus: 24 25 26 27 28 29 30 31 88 89 90 91 92 93 94 95

node 3 size: 96764 MB

node 3 free: 96557 MB

node 4 cpus: 32 33 34 35 36 37 38 39 96 97 98 99 100 101 102 103

node 4 size: 96764 MB

node 4 free: 42987 MB

node 5 cpus: 40 41 42 43 44 45 46 47 104 105 106 107 108 109 110 111

node 5 size: 96764 MB

node 5 free: 79919 MB

node 6 cpus: 48 49 50 51 52 53 54 55 112 113 114 115 116 117 118 119

node 6 size: 96764 MB

node 6 free: 96561 MB

node 7 cpus: 56 57 58 59 60 61 62 63 120 121 122 123 124 125 126 127

node 7 size: 96762 MB

node 7 free: 96573 MB

node distances:

node	0	1	2	3	4	5	6	7
------	---	---	---	---	---	---	---	---

0:	10	21	31	31	31	31	31	31
----	----	----	----	----	----	----	----	----

1:	21	10	31	31	31	31	31	31
----	----	----	----	----	----	----	----	----

2:	31	31	10	21	31	31	31	31
----	----	----	----	----	----	----	----	----

3:	31	31	21	10	31	31	31	31
----	----	----	----	----	----	----	----	----

4:	31	31	31	31	10	21	31	31
----	----	----	----	----	----	----	----	----

5:	31	31	31	31	21	10	31	31
----	----	----	----	----	----	----	----	----

6:	31	31	31	31	31	31	10	21
----	----	----	----	----	----	----	----	----

7:	31	31	31	31	31	21	10	
----	----	----	----	----	----	----	----	--

From /proc/meminfo

MemTotal: 792239952 kB

HugePages\_Total: 0

Hugepagesize: 2048 kB

From /etc/\*release\* /etc/\*version\*

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

ProLiant DL560 Gen10

(2.30 GHz, Intel Xeon Gold 5218)

SPECrate®2017\_int\_base = 401

SPECrate®2017\_int\_peak = Not Run

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

Test Date: Jul-2021

Hardware Availability: May-2021

Software Availability: Dec-2020

## Platform Notes (Continued)

```
os-release:  
  NAME="SLES"  
  VERSION="15-SP2"  
  VERSION_ID="15.2"  
  PRETTY_NAME="SUSE Linux Enterprise Server 15 SP2"  
  ID="sles"  
  ID_LIKE="suse"  
  ANSI_COLOR="0;32"  
  CPE_NAME="cpe:/o:suse:sles:15:sp2"
```

```
uname -a:  
  Linux localhost 5.3.18-22-default #1 SMP Wed Jun 3 12:16:43 UTC 2020 (720aebe) x86_64  
  x86_64 x86_64 GNU/Linux
```

Kernel self-reported vulnerability status:

CVE-2018-12207 (iTLB Multihit):	KVM: Mitigation: Split huge pages
CVE-2018-3620 (L1 Terminal Fault):	Not affected
Microarchitectural Data Sampling:	Not affected
CVE-2017-5754 (Meltdown):	Not affected
CVE-2018-3639 (Speculative Store Bypass):	Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1):	Mitigation: usercopy/swaps barriers and __user pointer sanitization
CVE-2017-5715 (Spectre variant 2):	Mitigation: Enhanced IBRS, IBPB: conditional, RSB filling
CVE-2020-0543 (Special Register Buffer Data Sampling):	Not affected
CVE-2019-11135 (TSX Asynchronous Abort):	Mitigation: Clear CPU buffers; SMT vulnerable

run-level 3 Jul 23 11:29

```
SPEC is set to: /home/cpu2017  
Filesystem      Type  Size  Used Avail Use% Mounted on  
/dev/sda2       btrfs  371G  61G  309G  17%  /home
```

```
From /sys/devices/virtual/dmi/id  
  Vendor:          HPE  
  Product:         ProLiant DL560 Gen10  
  Product Family: ProLiant  
  Serial:          CN77110DRB
```

Additional information from dmidecode 3.2 follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

ProLiant DL560 Gen10

(2.30 GHz, Intel Xeon Gold 5218)

SPECrate®2017\_int\_base = 401

SPECrate®2017\_int\_peak = Not Run

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

Test Date: Jul-2021

Hardware Availability: May-2021

Software Availability: Dec-2020

## Platform Notes (Continued)

frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:

24x UNKNOWN NOT AVAILABLE

24x UNKNOWN NOT AVAILABLE 32 GB 2 rank 2933, configured at 2666

BIOS:

BIOS Vendor: HPE

BIOS Version: U34

BIOS Date: 05/24/2021

BIOS Revision: 2.50

Firmware Revision: 2.42

(End of data from sysinfo program)

## Compiler Version Notes

```
=====
C      | 500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base)
      | 525.x264_r(base) 557.xz_r(base)
-----
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
-----

=====
C++     | 520.omnetpp_r(base) 523.xalancbmk_r(base) 531.deepsjeng_r(base)
      | 541.leela_r(base)
-----
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
-----

=====
Fortran | 548.exchange2_r(base)
-----
Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on
Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
```



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

ProLiant DL560 Gen10

(2.30 GHz, Intel Xeon Gold 5218)

SPECrate®2017\_int\_base = 401

SPECrate®2017\_int\_peak = Not Run

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

Test Date: Jul-2021

Hardware Availability: May-2021

Software Availability: Dec-2020

## Base Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifort

## Base Portability Flags

500.perlbench\_r: -DSPEC\_LP64 -DSPEC\_LINUX\_X64  
502.gcc\_r: -DSPEC\_LP64  
505.mcf\_r: -DSPEC\_LP64  
520.omnetpp\_r: -DSPEC\_LP64  
523.xalancbmk\_r: -DSPEC\_LP64 -DSPEC\_LINUX  
525.x264\_r: -DSPEC\_LP64  
531.deepsjeng\_r: -DSPEC\_LP64  
541.leela\_r: -DSPEC\_LP64  
548.exchange2\_r: -DSPEC\_LP64  
557.xz\_r: -DSPEC\_LP64

## Base Optimization Flags

C benchmarks:

-w -std=c11 -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ffast-math  
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4  
-mbranches-within-32B-boundaries  
-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64\_lin  
-lqkmalloc

C++ benchmarks:

-w -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ffast-math -flto  
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4  
-mbranches-within-32B-boundaries  
-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64\_lin  
-lqkmalloc

Fortran benchmarks:

-w -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ipo -no-prec-div  
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte  
-auto -mbranches-within-32B-boundaries

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

ProLiant DL560 Gen10

(2.30 GHz, Intel Xeon Gold 5218)

SPECrate®2017\_int\_base = 401

SPECrate®2017\_int\_peak = Not Run

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

Test Date: Jul-2021

Hardware Availability: May-2021

Software Availability: Dec-2020

## Base Optimization Flags (Continued)

Fortran benchmarks (continued):

-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64\_lin  
-lqkmalloc

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.0-ICX-revE.html>  
[http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64\\_revA.html](http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.html)

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.0-ICX-revE.xml>  
[http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64\\_revA.xml](http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.xml)

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.1.8 on 2021-07-26 00:39:46-0400.

Report generated on 2021-08-19 10:49:43 by CPU2017 PDF formatter v6442.

Originally published on 2021-08-17.