SPEC CPU®2017 Floating Point Rate Result

Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
Tyrone Camarero SDI100C3R-28
(2.60 GHz, Intel Xeon Gold 6348)

SPECrate®2017_fp_base = 347
SPECrate®2017_fp_peak = 351

Hardware

CPU Name: Intel Xeon Gold 6348
Max MHz: 3500
Nominal: 2600
Enabled: 56 cores, 2 chips, 2 threads/core
Orderable: 1,2 Chips
Cache L1: 32 KB I + 48 KB D on chip per core
L2: 1.25 MB I+D on chip per core
L3: 42 MB I+D on chip per core
Other: None
Memory: 256 GB (16 x 16 GB 1Rx4 PC4-3200AA-R)
Storage: 1 x 480 GB SATA SSD
Other: None

Software

OS: CentOS Linux release 8.4.2105
Kernel 4.18.0-305.3.1.el8.x86_64
Compiler: C/C++: Version 2021.1 of Intel oneAPI DPC++/C++
Compiler Build 20201113 for Linux;
Fortran: Version 2021.1 of Intel Fortran Compiler
Classic Build 20201112 for Linux;
C/C++: Version 2021.1 of Intel C/C++ Compiler
Classic Build 20201112 for Linux
Parallel: No
Firmware: Version 1.1a released Jun-2021
File System: xfs
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: 64-bit
Other: jemalloc memory allocator V5.0.1
Power Management: BIOS set to prefer performance at the cost of additional power usage.

Test Date: Jul-2021
Hardware Availability: Apr-2021
Software Availability: Jun-2021

Test Sponsor: Netweb Pte Ltd
Hardware Availability: Apr-2021
Software Availability: Jun-2021

<table>
<thead>
<tr>
<th></th>
<th>SPECrate®2017_fp_base</th>
<th>SPECrate®2017_fp_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>503.bwaves_r</td>
<td>112</td>
<td>575</td>
</tr>
<tr>
<td>507.cactuBSSN_r</td>
<td>112</td>
<td>474</td>
</tr>
<tr>
<td>508.namd_r</td>
<td>112</td>
<td>317</td>
</tr>
<tr>
<td>510.parest_r</td>
<td>112</td>
<td>175</td>
</tr>
<tr>
<td>511.povray_r</td>
<td>112</td>
<td>465</td>
</tr>
<tr>
<td>519.llvm_r</td>
<td>112</td>
<td>219</td>
</tr>
<tr>
<td>521.wrf_r</td>
<td>112</td>
<td>270</td>
</tr>
<tr>
<td>526.blender_r</td>
<td>112</td>
<td>410</td>
</tr>
<tr>
<td>527.cam4_r</td>
<td>112</td>
<td>379</td>
</tr>
<tr>
<td>538.imagick_r</td>
<td>112</td>
<td>1070</td>
</tr>
<tr>
<td>544.nab_r</td>
<td>112</td>
<td>712</td>
</tr>
<tr>
<td>549.fotonik3d_r</td>
<td>112</td>
<td>174</td>
</tr>
<tr>
<td>554.roms_r</td>
<td>112</td>
<td>123</td>
</tr>
</tbody>
</table>
SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
Tyrone Camarero SDI100C3R-28
(2.60 GHz, Intel Xeon Gold 6348)

CPU2017 License: 006042
Test Sponsor: Netweb Pte Ltd
Tested by: Tyrone Systems

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>503.bwaves_r</td>
<td>112</td>
<td>1952</td>
<td>575</td>
<td>1952</td>
<td>575</td>
<td>1952</td>
<td>575</td>
<td>112</td>
<td>1951</td>
<td>576</td>
<td>1952</td>
<td>575</td>
<td>1952</td>
<td>575</td>
</tr>
<tr>
<td>507.cactuBSSN_r</td>
<td>112</td>
<td>300</td>
<td>472</td>
<td>299</td>
<td>475</td>
<td>299</td>
<td>474</td>
<td>112</td>
<td>300</td>
<td>472</td>
<td>299</td>
<td>475</td>
<td>299</td>
<td>474</td>
</tr>
<tr>
<td>510.parest_r</td>
<td>112</td>
<td>1669</td>
<td>176</td>
<td>1678</td>
<td>175</td>
<td>1671</td>
<td>175</td>
<td>112</td>
<td>1667</td>
<td>176</td>
<td>1673</td>
<td>175</td>
<td>1668</td>
<td>176</td>
</tr>
<tr>
<td>511.povray_r</td>
<td>112</td>
<td>564</td>
<td>463</td>
<td>563</td>
<td>465</td>
<td>563</td>
<td>465</td>
<td>112</td>
<td>503</td>
<td>520</td>
<td>493</td>
<td>530</td>
<td>495</td>
<td>529</td>
</tr>
<tr>
<td>519.lbm_r</td>
<td>112</td>
<td>538</td>
<td>219</td>
<td>539</td>
<td>219</td>
<td>540</td>
<td>219</td>
<td>112</td>
<td>538</td>
<td>219</td>
<td>539</td>
<td>219</td>
<td>540</td>
<td>219</td>
</tr>
<tr>
<td>521.wrf_r</td>
<td>112</td>
<td>931</td>
<td>270</td>
<td>929</td>
<td>270</td>
<td>932</td>
<td>269</td>
<td>112</td>
<td>920</td>
<td>273</td>
<td>918</td>
<td>273</td>
<td>919</td>
<td>273</td>
</tr>
<tr>
<td>526.blender_r</td>
<td>112</td>
<td>416</td>
<td>410</td>
<td>420</td>
<td>406</td>
<td>416</td>
<td>410</td>
<td>112</td>
<td>416</td>
<td>410</td>
<td>420</td>
<td>406</td>
<td>416</td>
<td>410</td>
</tr>
<tr>
<td>527.cam4_r</td>
<td>112</td>
<td>516</td>
<td>380</td>
<td>517</td>
<td>379</td>
<td>519</td>
<td>378</td>
<td>112</td>
<td>516</td>
<td>380</td>
<td>517</td>
<td>379</td>
<td>519</td>
<td>378</td>
</tr>
<tr>
<td>538.imagick_r</td>
<td>112</td>
<td>259</td>
<td>1070</td>
<td>259</td>
<td>1070</td>
<td>260</td>
<td>1070</td>
<td>112</td>
<td>259</td>
<td>1070</td>
<td>259</td>
<td>1070</td>
<td>260</td>
<td>1070</td>
</tr>
<tr>
<td>544.nab_r</td>
<td>112</td>
<td>266</td>
<td>709</td>
<td>264</td>
<td>715</td>
<td>265</td>
<td>712</td>
<td>112</td>
<td>262</td>
<td>720</td>
<td>260</td>
<td>726</td>
<td>259</td>
<td>728</td>
</tr>
<tr>
<td>549.fotonik3d_r</td>
<td>112</td>
<td>2510</td>
<td>174</td>
<td>2511</td>
<td>174</td>
<td>2512</td>
<td>174</td>
<td>112</td>
<td>2510</td>
<td>174</td>
<td>2511</td>
<td>174</td>
<td>2512</td>
<td>174</td>
</tr>
<tr>
<td>554.roms_r</td>
<td>112</td>
<td>1447</td>
<td>123</td>
<td>1444</td>
<td>123</td>
<td>1447</td>
<td>123</td>
<td>112</td>
<td>1444</td>
<td>123</td>
<td>1445</td>
<td>123</td>
<td>1442</td>
<td>123</td>
</tr>
</tbody>
</table>

SPECrate®2017_fp_base = 347
SPECrate®2017_fp_peak = 351

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Environment Variables Notes

Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"
MALLOC_CONF = "retain:true"

General Notes

Binaries compiled locally by Netweb
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3> /proc/sys/vm/drop_caches

(Continued on next page)
SPEC CPU®2017 Floating Point Rate Result

Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
Tyrone Camarero SD1100C3R-28
(2.60 GHz, Intel Xeon Gold 6348)

SPECrate®2017_fp_base = 347
SPECrate®2017_fp_peak = 351

CPU2017 License: 006042
Test Sponsor: Netweb Pte Ltd
Tested by: Tyrone Systems

General Notes (Continued)

runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5

Platform Notes

BIOS Settings:
Power Technology set to Custom
Power Performance Tuning set to BIOS Controls EPB
ENERGY_PERF_BIAS_CFG mode set to Performance
LLC Dead Line Alloc set to Disable

Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6622 of 2021-04-07 982a61ec0915b55891ef0e16acafc64d
running on localhost.localdomain Mon Aug  9 08:50:47 2021

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 6348 CPU @ 2.60GHZ
  2 "physical id"s (chips)
  112 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 28
siblings : 56
physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27
physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

From lscpu from util-linux 2.32.1:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian

(Continued on next page)
SPEC CPU®2017 Floating Point Rate Result

Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
Tyrone Camarero SDI100C3R-28
(2.60 GHz, Intel Xeon Gold 6348)

SPECrate®2017_fp_base = 347
SPECrate®2017_fp_peak = 351

CPU2017 License: 006042
Test Sponsor: Netweb Pte Ltd
Tested by: Tyrone Systems

Platform Notes (Continued)

CPU(s): 112
On-line CPU(s) list: 0-111
Thread(s) per core: 2
Core(s) per socket: 28
Socket(s): 2
NUMA node(s): 2
Vendor ID: GenuineIntel
BIOS Vendor ID: Intel(R) Corporation
CPU family: 6
Model: 106
Model name: Intel(R) Xeon(R) Gold 6348 CPU @ 2.60GHz
BIOS Model name: Intel(R) Xeon(R) Gold 6348 CPU @ 2.60GHz
Stepping: 6
CPU MHz: 1851.538
CPU max MHz: 3500.0000
CPU min MHz: 800.0000
BogoMIPS: 5200.00
Virtualization: VT-x
L1d cache: 48K
L1i cache: 32K
L2 cache: 1280K
L3 cache: 43008K
NUMA node0 CPU(s): 0-27,56-83
NUMA node1 CPU(s): 28-55,84-111
Flags: fpu vme de pse tsc msr pae mce cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault ebx cat _l3 invpcid_single intel_pni ssbd mba ibrs stibp ibrs _enhanced trp_shadow vmi flexpriority ept vpid ept_ad fssgbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid cmq rd_t-a avx512f avx512dq rdseed adx smap avx512ifma clflushopt clwb intel_pt avx512cd sha ni avx512bw avx512vl xsaves xsaveopt xsave xsetbx1 xsaves cmq _l1c cmq _l2c cmq _occup _l2c cmq _mbm _total cmq _mbm _local split _lock _detect wbinvd dtherm ida arat pln pts avx512vbmi umip pku ospke avx512_vmbmi2 gfn vaes vpcm cmul dq avx512_vnni avx512_bitalg tme avx512_vpopcntdq la57 rdpid fsrm md _clear pcon fig flush _l1d arch _capabilities

From numactl --hardware
WARNING: a numactl 'node' might or might not correspond to a physical chip.
available: 2 nodes (0-1)
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83
node 0 size: 128601 MB

(Continued on next page)
Platform Notes (Continued)

node 0 free: 101967 MB
node 1 cpus: 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52
   53 54 55 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106
   107 108 109 110 111
node 1 size: 128972 MB
node 1 free: 104605 MB
node distances:
   node 0 1
   0:  10  20
   1:  20  10

From /proc/meminfo
   MemTotal:       263755836 kB
   HugePages_Total:       0
   Hugepagesize:       2048 kB

/sbin/tuned-adm active
   Current active profile: throughput-performance

/sys/devices/system/cpu/cpu*/cpufreq/scaling_governor has performance

From /etc/*release* /etc/*version*
   centos-release: CentOS Linux release 8.4.2105
   centos-release-upstream: Derived from Red Hat Enterprise Linux 8.4
   os-release:
      NAME="CentOS Linux"
      VERSION="8"
      ID="centos"
      ID_LIKE="rhel fedora"
      VERSION_ID="8"
      PLATFORM_ID="platform:el8"
      PRETTY_NAME="CentOS Linux 8"
      ANSI_COLOR="0;31"
   redhat-release: CentOS Linux release 8.4.2105
   system-release: CentOS Linux release 8.4.2105
   system-release-cpe: cpe:/o:centos:centos:8

uname -a:
   Linux localhost.localdomain 4.18.0-305.3.1.el8.x86_64 #1 SMP Tue Jun 1 16:14:33 UTC
   2021 x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-12207 (iTLB Multihit): Not affected
CVE-2018-3620 (L1 Terminal Fault): Not affected
Microarchitectural Data Sampling: Not affected

(Continued on next page)
Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
Tyrone Camarero SDI100C3R-28
(2.60 GHz, Intel Xeon Gold 6348)

SPECrate®2017_fp_base = 347
SPECrate®2017_fp_peak = 351

Platform Notes (Continued)

CVE-2017-5754 (Meltdown): Not affected
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1): Mitigation: usercopy/swapgs barriers and __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Enhanced IBRS, IBPB: conditional, RSB filling
CVE-2020-0543 (Special Register Buffer Data Sampling): Not affected
CVE-2019-11135 (TSX Asynchronous Abort): Not affected

run-level 3 Dec 31 19:13
SPEC is set to: /home/cpu2017
Filesystem Type Size Used Avail Use% Mounted on
/dev/mapper/cl-home xfs 163G 108G 56G 67% /home

From /sys/devices/virtual/dmi/id
Vendor: Tyrone Systems
Product: Tyrone Camarero SDI100C3R-28
Product Family: SMC X12
Serial: 123456789

Additional information from dmidecode 3.2 follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
Memory:
  16x Samsung M393A2K40DB3-CWE 16 GB 1 rank 3200

BIOS:
  BIOS Vendor: American Megatrends International, LLC.
  BIOS Version: 1.1a
  BIOS Date: 06/25/2021
  BIOS Revision: 5.22

(End of data from sysinfo program)

Compiler Version Notes
==============================================================================
C | 519.lbm_r(base, peak) 538.imagick_r(base, peak)
  | 544.nab_r(base, peak)
------------------------------------------------------------------------------
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
Tyrone Camarero SDI100C3-R-28
(2.60 GHz, Intel Xeon Gold 6348)

SPECrate®2017_fp_base = 347
SPECrate®2017_fp_peak = 351

CPU2017 License: 006042
Test Sponsor: Netweb Pte Ltd
Tested by: Tyrone Systems

Compiler Version Notes (Continued)

Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

==============================================================================
C++, C               | 508.namd_r(base, peak) 510.parest_r(base, peak)
Intel(R) oneAPI DPC+/C++ Compiler for applications running on Intel(R) 64,
Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

==============================================================================
C++, C               | 511.povray_r(peak)
Intel(R) C++ Intel(R) 64 Compiler Classic for applications running on
Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

==============================================================================
C++, C               | 511.povray_r(base) 526.blender_r(base, peak)
Intel(R) oneAPI DPC+/C++ Compiler for applications running on Intel(R) 64,
Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

==============================================================================
C++, C               | 511.povray_r(peak)
Intel(R) C++ Intel(R) 64 Compiler Classic for applications running on
Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

==============================================================================
C++, C               | 511.povray_r(base) 526.blender_r(base, peak)
Intel(R) oneAPI DPC+/C++ Compiler for applications running on Intel(R) 64,
Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

==============================================================================
C++, C               | 511.povray_r(peak)
Intel(R) C++ Intel(R) 64 Compiler Classic for applications running on
Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

==============================================================================
C++, C               | 511.povray_r(base) 526.blender_r(base, peak)
(Continued on next page)
SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)

Tyrone Camarero SDI100C3R-28
(2.60 GHz, Intel Xeon Gold 6348)

SPECRate®2017_fp_base = 347
SPECRate®2017_fp_peak = 351

CPU2017 License: 006042
Test Sponsor: Netweb Pte Ltd
Tested by: Tyrone Systems

Test Date: Jul-2021
Hardware Availability: Apr-2021
Software Availability: Jun-2021

Compiler Version Notes (Continued)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

(Continued on next page)
**SPEC CPU®2017 Floating Point Rate Result**

**Tyrone Systems**
(Test Sponsor: Netweb Pte Ltd)

**Tyrone Camarero SDI100C3R-28**
(2.60 GHz, Intel Xeon Gold 6348)

---

**Compiler Version Notes (Continued)**

Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on
Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R)
64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

---

**Base Compiler Invocation**

C benchmarks:
icx

C++ benchmarks:
icpx

Fortran benchmarks:
ifort

Benchmarks using both Fortran and C:
ifort icx

Benchmarks using both C and C++:
icpx icx

(Continued on next page)
SPEC CPU®2017 Floating Point Rate Result

Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
Tyrone Camarero SDI100C3R-28
(2.60 GHz, Intel Xeon Gold 6348)

| SPECrate®2017_fp_base = 347 |
| SPECrate®2017_fp_peak = 351 |

CPU2017 License: 006042
Test Sponsor: Netweb Pte Ltd
Tested by: Tyrone Systems

Base Compiler Invocation (Continued)

Benchmarks using Fortran, C, and C++:
icpx icx ifort

Base Portability Flags

503.bwaves_r: -DSPEC_LP64
507.cactuBSSN_r: -DSPEC_LP64
508.namd_r: -DSPEC_LP64
510.parest_r: -DSPEC_LP64
511.povray_r: -DSPEC_LP64
519.llvm_r: -DSPEC_LP64
521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsigned-char
527.cam4_r: -DSPEC_LP64 -DSPEC_CASE_FLAG
538.imagick_r: -DSPEC_LP64
544.nab_r: -DSPEC_LP64
549.fotonik3d_r: -DSPEC_LP64
554.roms_r: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-w -std=c11 -m64 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-mbranches-within-32B-boundaries -ljemalloc -L/usr/local/je5.0.1-64/lib

C++ benchmarks:
-w -m64 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math -flto
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-mbranches-within-32B-boundaries -ljemalloc -L/usr/local/je5.0.1-64/lib

Fortran benchmarks:
-w -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ipo -no-prec-div
-qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles -qopt-mem-layout-trans=4
-nostandard-realloc-lhs -align array32byte -auto
-mbranches-within-32B-boundaries -ljemalloc -L/usr/local/je5.0.1-64/lib

Benchmarks using both Fortran and C:
-w -m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -O3 -ipo
-no-prec-div -qopt-prefetch -ffinite-math-only

(Continued on next page)
SPEC CPU®2017 Floating Point Rate Result

Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
Tyrone Camarero SD100C3R-28
(2.60 GHz, Intel Xeon Gold 6348)

SPECrate®2017_fp_base = 347
SPECrate®2017_fp_peak = 351

CPU2017 License: 006042
Test Sponsor: Netweb Pte Ltd
Tested by: Tyrone Systems

Test Date: Jul-2021
Hardware Availability: Apr-2021
Software Availability: Jun-2021

Base Optimization Flags (Continued)

Benchmarks using both Fortran and C (continued):
- qopt-multiple-gather-scatter-by-shuffles
- mbranches-within-32B-boundaries -nostandard-realloc-lhs
- align array32byte -auto -ljemalloc -L/usr/local/je5.0.1-64/lib

Benchmarks using both C and C++:
- w -m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math
- flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
- mbranches-within-32B-boundaries -ljemalloc -L/usr/local/je5.0.1-64/lib

Benchmarks using Fortran, C, and C++:
- w -m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math
- flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -O3
- no-prec-div -qopt-prefetch -ffinite-math-only
- qopt-multiple-gather-scatter-by-shuffles
- mbranches-within-32B-boundaries -nostandard-realloc-lhs
- align array32byte -auto -ljemalloc -L/usr/local/je5.0.1-64/lib

Peak Compiler Invocation

C benchmarks:
icx

C++ benchmarks:
icpx

Fortran benchmarks:
ifort

Benchmarks using both Fortran and C:
521.wrf_r: ifort icc
527.cam4_r: ifort icx

Benchmarks using both C and C++:
511.povray_r: icpc icc
526.blender_r: icpx icx

Benchmarks using Fortran, C, and C++:
icpx icx ifort
SPEC CPU®2017 Floating Point Rate Result

Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
Tyrone Camarero SDI100C3R-28
(2.60 GHz, Intel Xeon Gold 6348)

SPECrate®2017_fp_base = 347
SPECrate®2017_fp_peak = 351

CPU2017 License: 006042
Test Sponsor: Netweb Pte Ltd
Tested by: Tyrone Systems

Test Date: Jul-2021
Hardware Availability: Apr-2021
Software Availability: Jun-2021

Peak Portability Flags

Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:

519.lbm_r: basepeak = yes
538.imagick_r: basepeak = yes

C++ benchmarks:

508.namd_r: basepeak = yes
510.parest_r: -w -m64 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math -flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries -1jemalloc -L/usr/local/je5.0.1-64/lib

Fortran benchmarks:

549.fotonik3d_r: basepeak = yes
554.roms_r: Same as 503.bwaves_r

Benchmarks using both Fortran and C:

521.wrf_r: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512 -O3 -ipo -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-multiple-gather-scatter-by-shuffles -qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries

(Continued on next page)
Peak Optimization Flags (Continued)

521.wrf_r (continued):
-nostandard-realloc-lhs -align array32byte -auto
-llvm-lto
-L/usr/local/je5.0.1-64/lib -ljemalloc

527.cam4_r: basepeak = yes

Benchmarks using both C and C++:

511.povray_r: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512 -O3
-ipo -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries
-L/usr/local/je5.0.1-64/lib -ljemalloc

526.blender_r: basepeak = yes

Benchmarks using Fortran, C, and C++:

507.cactuBSSN_r: basepeak = yes

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2017/flags/Tyrone-Platform-Settings-V1.2-CLX-revI.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.xml
http://www.spec.org/cpu2017/flags/Tyrone-Platform-Settings-V1.2-CLX-revI.xml

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.