## SPEC CPU®2017 Integer Speed Result

**Cisco Systems**
Cisco UCS B200 M6 (Intel Xeon Gold 5320T, 2.30GHz)

<table>
<thead>
<tr>
<th>SPECspeed®2017_int_base</th>
<th>SPECspeed®2017_int_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>11.5</td>
<td>11.8</td>
</tr>
</tbody>
</table>

**CPU2017 License:** 9019  
**Test Date:** Aug-2021  
**Test Sponsor:** Cisco Systems  
**Hardware Availability:** Apr-2021  
**Tested by:** Cisco Systems  
**Software Availability:** Dec-2020

### Hardware
- **CPU Name:** Intel Xeon Gold 5320T  
- **Max MHz:** 3500  
- **Nominal:** 2300  
- **Enabled:** 40 cores, 2 chips  
- **Orderable:** 1,2 Chips  
- **Cache L1:** 32 KB I + 48 KB D on chip per core  
- **Cache L2:** 1.25 MB I+D on chip per core  
- **Cache L3:** 30 MB I+D on chip per chip  
- **Memory:** 2 TB (32 x 64 GB 2Rx4 PC4-3200V-R, running at 2933)  
- **Storage:** 1 x 240 GB M.2 SSD SATA  
- **Other:** None

### Software
- **OS:** SUSE Linux Enterprise Server 15 SP2  
- **Compiler:**  
  - C/C++: Version 2021.1 of Intel oneAPI DPC++/C++ Compiler Build 20201113 for Linux;  
  - Fortran: Version 2021.1 of Intel Fortran Compiler Classic Build 20201112 for Linux;  
  - C/C++: Version 2021.1 of Intel C/C++ Compiler Classic Build 20201112 for Linux  
- **Parallel:** Yes  
- **Firmware:** Version 4.2.1d released Jul-2021  
- **File System:** btrfs  
- **System State:** Run level 3 (multi-user)  
- **Base Pointers:** 64-bit  
- **Peak Pointers:** 64-bit  
- **Other:** jemalloc memory allocator V5.0.1  
- **Power Management:** BIOS and OS set to prefer performance at the cost of additional power usage

### SPEC Results

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>SPECspeed®2017_int_base</th>
<th>SPECspeed®2017_int_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>perlbench_s</td>
<td>40</td>
<td>7.17</td>
<td>8.22</td>
</tr>
<tr>
<td>gcc_s</td>
<td>40</td>
<td>10.7</td>
<td>11.0</td>
</tr>
<tr>
<td>mcf_s</td>
<td>40</td>
<td>9.97</td>
<td>11.0</td>
</tr>
<tr>
<td>omnetpp_s</td>
<td>40</td>
<td>13.4</td>
<td>16.8</td>
</tr>
<tr>
<td>xalanchmk_s</td>
<td>40</td>
<td></td>
<td>17.5</td>
</tr>
<tr>
<td>x264_s</td>
<td>40</td>
<td></td>
<td>19.4</td>
</tr>
<tr>
<td>deepsjeng_s</td>
<td>40</td>
<td></td>
<td>22.5</td>
</tr>
<tr>
<td>leela_s</td>
<td>40</td>
<td></td>
<td></td>
</tr>
<tr>
<td>exchange2_s</td>
<td>40</td>
<td></td>
<td></td>
</tr>
<tr>
<td>xz_s</td>
<td>40</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Cisco Systems
Cisco UCS B200 M6 (Intel Xeon Gold 5320T, 2.30GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems
Hardware Availability: Apr-2021
Software Availability: Dec-2020

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Base</th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th>Peak</th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Threads</td>
<td>Seconds</td>
<td>Ratio</td>
<td>Seconds</td>
<td>Ratio</td>
<td>Seconds</td>
<td>Ratio</td>
<td>Threads</td>
<td>Seconds</td>
<td>Ratio</td>
<td>Seconds</td>
<td>Ratio</td>
</tr>
<tr>
<td>600.perlbench_s</td>
<td>40</td>
<td>248</td>
<td>7.16</td>
<td>247</td>
<td>7.17</td>
<td>247</td>
<td>7.18</td>
<td>40</td>
<td>215</td>
<td>8.26</td>
<td>217</td>
<td>8.17</td>
</tr>
<tr>
<td>602.gcc_s</td>
<td>40</td>
<td>370</td>
<td>10.70</td>
<td>370</td>
<td>10.7</td>
<td>376</td>
<td>10.6</td>
<td>40</td>
<td>361</td>
<td>11.0</td>
<td>361</td>
<td>11.0</td>
</tr>
<tr>
<td>605.mcf_s</td>
<td>40</td>
<td>243</td>
<td>19.4</td>
<td>244</td>
<td>19.3</td>
<td>248</td>
<td>19.1</td>
<td>40</td>
<td>243</td>
<td>19.4</td>
<td>244</td>
<td>19.3</td>
</tr>
<tr>
<td>623.xalanchmk_s</td>
<td>40</td>
<td>105</td>
<td>13.4</td>
<td>106</td>
<td>13.4</td>
<td>105</td>
<td>13.4</td>
<td>40</td>
<td>105</td>
<td>13.4</td>
<td>106</td>
<td>13.4</td>
</tr>
<tr>
<td>625.x264_s</td>
<td>40</td>
<td>105</td>
<td>16.9</td>
<td>105</td>
<td>16.8</td>
<td>105</td>
<td>16.8</td>
<td>40</td>
<td>101</td>
<td>17.5</td>
<td>101</td>
<td>17.5</td>
</tr>
<tr>
<td>631.deepsjeng_s</td>
<td>40</td>
<td>242</td>
<td>5.91</td>
<td>243</td>
<td>5.91</td>
<td>243</td>
<td>5.90</td>
<td>40</td>
<td>242</td>
<td>5.91</td>
<td>243</td>
<td>5.91</td>
</tr>
<tr>
<td>641.leela_s</td>
<td>40</td>
<td>349</td>
<td>4.88</td>
<td>349</td>
<td>4.89</td>
<td>349</td>
<td>4.89</td>
<td>40</td>
<td>349</td>
<td>4.88</td>
<td>349</td>
<td>4.89</td>
</tr>
<tr>
<td>648.exchange2_s</td>
<td>40</td>
<td>152</td>
<td>19.4</td>
<td>151</td>
<td>19.4</td>
<td>152</td>
<td>19.4</td>
<td>40</td>
<td>152</td>
<td>19.4</td>
<td>151</td>
<td>19.4</td>
</tr>
<tr>
<td>657.xz_s</td>
<td>40</td>
<td>275</td>
<td>22.5</td>
<td>275</td>
<td>22.5</td>
<td>274</td>
<td>22.6</td>
<td>40</td>
<td>275</td>
<td>22.5</td>
<td>275</td>
<td>22.5</td>
</tr>
</tbody>
</table>

 SPECspeed®2017_int_base = 11.5
 SPECspeed®2017_int_peak = 11.8

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Environment Variables Notes

Environment variables set by runcpu before the start of the run:
KMP_AFFINITY = "granularity=fine,scatter"
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"
MALLOCONF = "retain:true"
OMP_STACKSIZE = "192M"

General Notes

Binaries compiled on a system with 1x Intel Core i9-7940X CPU + 64GB RAM
memory using openSUSE Leap 15.2
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3>/proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
## SPEC CPU®2017 Integer Speed Result

**Cisco Systems**

Cisco UCS B200 M6 (Intel Xeon Gold 5320T, 2.30GHz)

<table>
<thead>
<tr>
<th>CPU2017 License:</th>
<th>9019</th>
<th>Test Date:</th>
<th>Aug-2021</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor:</td>
<td>Cisco Systems</td>
<td>Hardware Availability:</td>
<td>Apr-2021</td>
</tr>
<tr>
<td>Tested by:</td>
<td>Cisco Systems</td>
<td>Software Availability:</td>
<td>Dec-2020</td>
</tr>
</tbody>
</table>

### SPECspeed®2017_int_base = 11.5

### SPECspeed®2017_int_peak = 11.8

#### General Notes (Continued)

numactl --interleave=all runcpu <etc>

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.


#### Platform Notes

**BIOS Settings:**
- Intel Hyper-Threading Technology set to Disabled
- DCU Streamer Prefetch set to Disabled
- Memory Refresh Rate set to 1x Refresh
- ADDDC Sparing set to Disabled
- Patrol Scrub set to Disabled
- Energy Efficient Turbo set to Enabled
- Processor C6 Report set to Enabled
- Processor C1E set to Enabled

 Sysinfo program /home/cpu2017/bin/sysinfo
 Rev: r6622 of 2021-04-07 982a61ec0915b55891ef0e16aca64d4
 running on localhost Sun Aug 29 04:10:14 2021

 SUT (System Under Test) info as seen by some common utilities.
 For more information on this section, see
 [https://www.spec.org/cpu2017/Docs/config.html#sysinfo](https://www.spec.org/cpu2017/Docs/config.html#sysinfo)

 From /proc/cpuinfo

```
model name : Intel(R) Xeon(R) Gold 5320T CPU @ 2.30GHz
  2 "physical id"s (chips)
  40 "processors"

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 20
siblings : 20
physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19
physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19
```

From lscpu from util-linux 2.33.1:

```
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
```

(Continued on next page)
Cisco Systems
Cisco UCS B200 M6 (Intel Xeon Gold 5320T, 2.30GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

SPECspeed®2017_int_base = 11.5
SPECspeed®2017_int_peak = 11.8

Test Date: Aug-2021
Hardware Availability: Apr-2021
Software Availability: Dec-2020

Platform Notes (Continued)

Address sizes: 46 bits physical, 57 bits virtual
CPU(s): 40
On-line CPU(s) list: 0-39
Thread(s) per core: 1
Core(s) per socket: 20
Socket(s): 2
NUMA node(s): 2
Vendor ID: GenuineIntel
CPU family: 6
Model: 106
Model name: Intel(R) Xeon(R) Gold 5320T CPU @ 2.30GHz
Stepping: 6
CPU MHz: 800.074
CPU max MHz: 3500.0000
CPU min MHz: 800.0000
BogoMIPS: 4600.00
Virtualization: VT-x
L1d cache: 48K
L1i cache: 32K
L2 cache: 1280K
L3 cache: 30720K
NUMA node0 CPU(s): 0-19
NUMA node1 CPU(s): 20-39
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16
xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave
avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 invpcid_single ssbd
mba ibs ibp stibp ibrs_enabled tpr_shadow vnlm fpxprec ept pae_64 cmpxchg8b
movzx mái_m02dec mtrr pge dpe extsr tsxts mrte ms*y tune_state

/proc/cpuinfo cache data
  cache size: 30720 KB

From numactl --hardware
WARNING: a numactl 'node' might or might not correspond to a physical chip.
  available: 2 nodes (0-1)
    node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19
    node 0 size: 1031549 MB
    node 0 free: 1031089 MB

(Continued on next page)
Cisco Systems
Cisco UCS B200 M6 (Intel Xeon Gold 5320T, 2.30GHz)

SPECspeed®2017_int_base = 11.5
SPECspeed®2017_int_peak = 11.8

Platform Notes (Continued)

node 1 cpus: 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39
node 1 size: 1031873 MB
node 1 free: 1031352 MB
node distances:
node 0 1
  0: 10 20
  1: 20 10

From /proc/meminfo
MemTotal: 2112944812 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

From /sys/devices/system/cpu/cpu*/cpufreq/scaling_governor has performance

From /etc/*release* /etc/*version*
o-release:
  NAME="SLES"
  VERSION="15-SP2"
  VERSION_ID="15.2"
  PRETTY_NAME="SUSE Linux Enterprise Server 15 SP2"
  ID="sles"
  ID_LIKE="suse"
  ANSI_COLOR="0;32"
  CPE_NAME="cpe:/o:suse:sles:15:sp2"

uname -a:
  Linux localhost 5.3.18-22-default #1 SMP Wed Jun 3 12:16:43 UTC 2020 (720aeba) x86_64
  x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-12207 (iTLB Multihit):
  Not affected
CVE-2018-3620 (L1 Terminal Fault):
  Not affected
Microarchitectural Data Sampling:
  Not affected
CVE-2017-5754 (Meltdown):
  Not affected
CVE-2018-3639 (Speculative Store Bypass):
  Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1):
  Mitigation: usercopy/swaps barriers and __user pointer sanitization
CVE-2017-5715 (Spectre variant 2):
  Mitigation: Enhanced IBRS, IBPB: conditional, RSB filling
CVE-2020-0543 (Special Register Buffer Data Sampling):
  Not affected
CVE-2019-11135 (TSX Asynchronous Abort):
  Not affected

(Continued on next page)
Cisco Systems
Cisco UCS B200 M6 (Intel Xeon Gold 5320T, 2.30GHz)

SPEC CPU®2017 Integer Speed Result
Copyright 2017-2021 Standard Performance Evaluation Corporation

SPECspeed®2017_int_base = 11.5
SPECspeed®2017_int_peak = 11.8

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Aug-2021
Hardware Availability: Apr-2021
Tested by: Cisco Systems
Software Availability: Dec-2020

Platform Notes (Continued)

run-level 3 Aug 29 04:09
SPEC is set to: /home/cpu2017
Filesystem     Type   Size  Used Avail Use% Mounted on
/dev/sda2      btrfs  222G  9.1G  212G   5% /home

From /sys/devices/virtual/dmi/id
Vendor:        Cisco Systems Inc
Product:       UCSB-B200-M6
Serial:        FCH24097576

Additional information from dmidecode 3.2 follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
Memory:
  32x 0xCE00 M393A8G40AB2-CWE 64 GB 2 rank 3200, configured at 2933

BIOS:
  BIOS Vendor:   Cisco Systems, Inc.
  BIOS Version:  B200M6.4.2.id.0.0730210924
  BIOS Date:     07/30/2021
  BIOS Revision: 5.22

(End of data from sysinfo program)

Compiler Version Notes
==============================================================================
C       | 600.perlbench_s(peak)
==============================================================================
Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R)
  64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
==============================================================================

==============================================================================
C       | 600.perlbench_s(base) 602.gcc_s(base, peak) 605.mcf_s(base, peak)
         | 625.x264_s(base, peak) 657.xz_s(base, peak)
==============================================================================
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
  Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
==============================================================================

(Continued on next page)
Cisco Systems
Cisco UCS B200 M6 (Intel Xeon Gold 5320T, 2.30GHz)

SPEC®2017_int_base = 11.5
SPEC®2017_int_peak = 11.8

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Aug-2021
Hardware Availability: Apr-2021
Tested by: Cisco Systems
Software Availability: Dec-2020

Compiler Version Notes (Continued)

C       | 600.perlbench_s(peak)

Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

C       | 600.perlbench_s(base) 602.gcc_s(base, peak) 605.mcf_s(base, peak)
        | 625.x264_s(base, peak) 657.xz_s(base, peak)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

C++     | 620.omnetpp_s(base, peak) 623.xalancbmk_s(base, peak)
        | 631.deepsjeng_s(base, peak) 641.leela_s(base, peak)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Fortran | 648.exchange2_s(base, peak)

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:
icx

C++ benchmarks:
icpx

Fortran benchmarks:
ifort
Cisco Systems
Cisco UCS B200 M6 (Intel Xeon Gold 5320T, 2.30GHz)

SPEC®2017_int_base = 11.5
SPECspeed®2017_int_peak = 11.8

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Aug-2021
Tested by: Cisco Systems
Hardware Availability: Apr-2021
Software Availability: Dec-2020

Base Portability Flags

600.perlbench_s: -DSPEC_LP64 -DSPEC_LINUX_X64
602.gcc_s: -DSPEC_LP64
605.mcf_s: -DSPEC_LP64
620.omnetpp_s: -DSPEC_LP64
623.xalancbmk_s: -DSPEC_LP64 -DSPEC_LINUX
625.x264_s: -DSPEC_LP64
631.deepsjeng_s: -DSPEC_LP64
641.leela_s: -DSPEC_LP64
648.exchange2_s: -DSPEC_LP64
657.xz_s: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-DSPEC_OPENMP -std=c11 -m64 -fiopenmp -Wl,-z,muldefs -xCORE-AVX512
-O3 -ffast-math -flt -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

C++ benchmarks:
-DSPEC_OPENMP -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ffast-math
-flt -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-mbranches-within-32B-boundaries
-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin/
-1qkmalloc

Fortran benchmarks:
-m64 -xCORE-AVX512 -O3 -ipo -no-prec-div -qopt-mem-layout-trans=4
-nostandard-realloc-lhs -align array32byte -auto
-mbranches-within-32B-boundaries

Peak Compiler Invocation

C benchmarks (except as noted below):
icx
600.perlbench_s: icc

C++ benchmarks:
icpx

(Continued on next page)
Cisco Systems
Cisco UCS B200 M6 (Intel Xeon Gold 5320T, 2.30GHz)

SPECspeed®2017_int_base = 11.5
SPECspeed®2017_int_peak = 11.8

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Aug-2021
Hardware Availability: Apr-2021
Software Availability: Dec-2020

Peak Compiler Invocation (Continued)

Fortran benchmarks:
ifort

Peak Portability Flags
Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:

600.perlbench_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2)
-xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -fno-strict-overflow
-mbranches-within-32B-boundaries
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

602.gcc_s: -m64 -std=c11 -Wl,-z,muldefs -fprofile-generate(pass 1)
-fprofile-use=default.profdelta(pass 2) -xCORE-AVX512 -flto
-Ofast(pass 1) -O3 -ffast-math -qopt-mem-layout-trans=4
-mbranches-within-32B-boundaries
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

605.mcf_s: basepeak = yes

625.x264_s: -DSPEC_OPENMP -fiopenmp -std=c11 -m64 -Wl,-z,muldefs
-xCORE-AVX512 -flto -O3 -ffast-math
-qopt-mem-layout-trans=4 -fno-alias
-mbranches-within-32B-boundaries
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

657.xz_s: basepeak = yes

C++ benchmarks:

620.omnetpp_s: basepeak = yes
623.xalancbmk_s: basepeak = yes
631.deepsjeng_s: basepeak = yes

(Continued on next page)
Cisco Systems
Cisco UCS B200 M6 (Intel Xeon Gold 5320T, 2.30GHz)

SPEC CPU®2017 Integer Speed Result
Copyright 2017-2021 Standard Performance Evaluation Corporation

Cisco Systems
Cisco UCS B200 M6 (Intel Xeon Gold 5320T, 2.30GHz)

SPECspeed®2017_int_base = 11.5
SPECspeed®2017_int_peak = 11.8

CPU2017 License: 9019
Test Date: Aug-2021
Test Sponsor: Cisco Systems
Hardware Availability: Apr-2021
Tested by: Cisco Systems
Software Availability: Dec-2020

Peak Optimization Flags (Continued)

641.leela_s: basepeak = yes

Fortran benchmarks:

648.exchange2_s: basepeak = yes

The flags files that were used to format this result can be browsed at

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.xml

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.8 on 2021-08-29 07:10:14-0400.
Report generated on 2021-09-14 19:20:00 by CPU2017 PDF formatter v6442.
Originally published on 2021-09-14.