Cisco Systems
Cisco UCS B200 M6 (Intel Xeon Gold 6338N, 2.20GHz)

SPEC\textsuperscript{2017} FP Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Aug-2021
Hardware Availability: Apr-2021
Software Availability: Dec-2020

Threads

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
</tr>
</thead>
<tbody>
<tr>
<td>603.bwaves_s</td>
<td>64</td>
</tr>
<tr>
<td>607.cactuBSSN_s</td>
<td>64</td>
</tr>
<tr>
<td>619.lbm_s</td>
<td>64</td>
</tr>
<tr>
<td>621.wrf_s</td>
<td>64</td>
</tr>
<tr>
<td>627.cam4_s</td>
<td>64</td>
</tr>
<tr>
<td>628.pop2_s</td>
<td>64</td>
</tr>
<tr>
<td>638.imagick_s</td>
<td>64</td>
</tr>
<tr>
<td>644.nab_s</td>
<td>64</td>
</tr>
<tr>
<td>649.fotonik3d_s</td>
<td>64</td>
</tr>
<tr>
<td>654.roms_s</td>
<td>64</td>
</tr>
</tbody>
</table>

SPEC\textsuperscript{2017} FP base = 193
SPEC\textsuperscript{2017} FP peak = 193

Hardware

CPU Name: Intel Xeon Gold 6338N
Max MHz: 3500
Nominal: 2200
Enabled: 64 cores, 2 chips
Orderable: 1.2 Chips
Cache L1: 32 KB I + 48 KB D on chip per core
L2: 1.25 MB I+D on chip per core
L3: 48 MB I+D on chip per chip
Other: None
Memory: 2 TB (32 x 64 GB 2Rx4 PC4-3200V-R, running at 2666)
Storage: 1 x 240 GB M.2 SSD SATA
Other: None

Software

OS: SUSE Linux Enterprise Server 15 SP2
Compiler: C/C++, Version 2021.1 of Intel oneAPI DPC++/C++ Compiler Build 20201113 for Linux;
Fortran: Version 2021.1 of Intel Fortran Compiler Classic Build 20201112 for Linux;
C/C++: Version 2021.1 of Intel C/C++ Compiler Classic Build 20201112 for Linux
Parallel: Yes
Firmware: Version 4.2.1d released Jul-2021
File System: btrfs
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: 64-bit
Other: jemalloc memory allocator V5.0.1
Power Management: BIOS and OS set to prefer performance at the cost of additional power usage
## SPEC CPU®2017 Floating Point Speed Result

**Cisco Systems**

Cisco UCS B200 M6 (Intel Xeon Gold 6338N, 2.20GHz)

<table>
<thead>
<tr>
<th>CPU2017 License</th>
<th>9019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Tested by</td>
<td>Cisco Systems</td>
</tr>
</tbody>
</table>

### Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Threads</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>603.bwaves_s</td>
<td>64</td>
<td>93.2</td>
<td>633</td>
<td>94.4</td>
<td>625</td>
<td>94.2</td>
<td>627</td>
<td>64</td>
<td>93.4</td>
<td>631</td>
<td>93.3</td>
<td>632</td>
<td>93.6</td>
<td>630</td>
</tr>
<tr>
<td>607.cactuBSSN_s</td>
<td>64</td>
<td>68.9</td>
<td>242</td>
<td>68.6</td>
<td>243</td>
<td>69.4</td>
<td>240</td>
<td>64</td>
<td>68.9</td>
<td>242</td>
<td>68.6</td>
<td>243</td>
<td>69.4</td>
<td>240</td>
</tr>
<tr>
<td>619.ibm_s</td>
<td>64</td>
<td>45.1</td>
<td>116</td>
<td>42.9</td>
<td>122</td>
<td>45.7</td>
<td>115</td>
<td>64</td>
<td>45.1</td>
<td>116</td>
<td>42.9</td>
<td>122</td>
<td>45.7</td>
<td>115</td>
</tr>
<tr>
<td>621.wrf_s</td>
<td>64</td>
<td>72.4</td>
<td>183</td>
<td>71.6</td>
<td>185</td>
<td>71.7</td>
<td>185</td>
<td>64</td>
<td>72.6</td>
<td>182</td>
<td>72.7</td>
<td>182</td>
<td>73.0</td>
<td>181</td>
</tr>
<tr>
<td>627.cam4_s</td>
<td>64</td>
<td>61.4</td>
<td>144</td>
<td>61.1</td>
<td>145</td>
<td>61.5</td>
<td>144</td>
<td>64</td>
<td>61.4</td>
<td>144</td>
<td>61.1</td>
<td>145</td>
<td>61.5</td>
<td>144</td>
</tr>
<tr>
<td>628.pop2_s</td>
<td>64</td>
<td>146</td>
<td>81.2</td>
<td>147</td>
<td>80.5</td>
<td>148</td>
<td>80.3</td>
<td>64</td>
<td>146</td>
<td>81.2</td>
<td>147</td>
<td>80.5</td>
<td>148</td>
<td>80.3</td>
</tr>
<tr>
<td>638.imagick_s</td>
<td>64</td>
<td>64.0</td>
<td>226</td>
<td>63.9</td>
<td>226</td>
<td>63.9</td>
<td>226</td>
<td>64</td>
<td>64.0</td>
<td>226</td>
<td>63.9</td>
<td>226</td>
<td>63.9</td>
<td>226</td>
</tr>
<tr>
<td>644.nab_s</td>
<td>64</td>
<td>47.6</td>
<td>367</td>
<td>47.7</td>
<td>367</td>
<td>47.6</td>
<td>367</td>
<td>64</td>
<td>47.6</td>
<td>367</td>
<td>47.5</td>
<td>367</td>
<td>47.6</td>
<td>367</td>
</tr>
<tr>
<td>649.fotonik3d_s</td>
<td>64</td>
<td>93.0</td>
<td>98.0</td>
<td>93.5</td>
<td>97.4</td>
<td>92.7</td>
<td>98.3</td>
<td>64</td>
<td>93.3</td>
<td>97.7</td>
<td>93.1</td>
<td>98.0</td>
<td>93.0</td>
<td>98.0</td>
</tr>
<tr>
<td>654.roms_s</td>
<td>64</td>
<td>65.6</td>
<td>240</td>
<td>66.1</td>
<td>238</td>
<td>66.5</td>
<td>237</td>
<td>64</td>
<td>65.6</td>
<td>240</td>
<td>66.1</td>
<td>238</td>
<td>66.5</td>
<td>237</td>
</tr>
</tbody>
</table>

### Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

### Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

### Environment Variables Notes

Environment variables set by runcpu before the start of the run:

- KMP_AFFINITY = "granularity=fine,compact"
- LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"
- MALLOC_CONF = "retain:true"
- OMP_STACKSIZE = "192M"

### General Notes

Binaries compiled on a system with 1x Intel Core i9-7940X CPU + 64GB RAM

Memory using opensUSE Leap 15.2

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

- `sync; echo 3 > /proc/sys/vm/drop_caches`
- `runcpu command invoked through numactl i.e.:`

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

(Continued on next page)
SPEC CPU®2017 Floating Point Speed Result

Cisco Systems
Cisco UCS B200 M6 (Intel Xeon Gold 6338N, 2.20GHz)

| SPECspeed®2017_fp_base = 193 |
| SPECspeed®2017_fp_peak = 193 |

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems
Test Date: Aug-2021
Hardware Availability: Apr-2021
Software Availability: Dec-2020

---

**General Notes (Continued)**

numactl --interleave=all runcpu <etc>
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5

---

**Platform Notes**

BIOS Settings:
Intel Hyper-Threading Technology set to Disabled
DCU Streamer Prefetch set to Disabled
Memory Refresh Rate set to 1x Refresh
ADDCS Sparing set to Disabled
Patrol Scrub set to Disabled
Energy Efficient Turbo set to Enabled
Processor C6 Report set to Enabled
Processor C1E set to Enabled

Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6622 of 2021-04-07 982a61ec0915b55891ef0e16acaf64d
running on localhost Thu Aug 26 14:02:29 2021

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 6338N CPU @ 2.20GHz
  2 "physical id"s (chips)
  64 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 32
  siblings : 32
  physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
  physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

From lscpu from util-linux 2.33.1:
Architecture: x86_64
Cisco Systems
Cisco UCS B200 M6 (Intel Xeon Gold 6338N, 2.20GHz)

SPEC CPU®2017 Floating Point Speed Result
Copyright 2017-2021 Standard Performance Evaluation Corporation

SPECspeed®2017_fp_base = 193
SPECspeed®2017_fp_peak = 193

Platform Notes (Continued)

CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
Address sizes: 46 bits physical, 57 bits virtual
CPU(s): 64
On-line CPU(s) list: 0-63
Thread(s) per core: 1
Core(s) per socket: 32
Socket(s): 2
NUMA node(s): 2
Vendor ID: GenuineIntel
CPU family: 6
Model: 106
Model name: Intel(R) Xeon(R) Gold 6338N CPU @ 2.20GHz
Stepping: 6
CPU MHz: 1177.805
CPU max MHz: 3500.0000
CPU min MHz: 800.0000
BogoMIPS: 4400.00
Virtualization: VT-x
L1d cache: 48K
L1i cache: 32K
L2 cache: 1280K
L3 cache: 49152K
NUMA node0 CPU(s): 0-31
NUMA node1 CPU(s): 32-63

Flags: fpu vme de pse tsc msr pae mce cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid aperfmperf pni pclmulqdq dtes64 monitor ds cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtrp pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_13 invpcid_single ssbd mba ibrs ibpb stibp ibrs_enhanced tpr_shadow vmi flexpriority ept vpid ept_ad fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erna invpcid rtm cqm rdt_a avx512f avx512dq rdseed adx smap avx512ifma clflushopt clwb intel_pt avx512cd sha ni avx512bw avx512vl xsaveopt xsavec xgetbv1 xsavec cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbb_local wboinvd dtherm ida arat pln pts hwp hwp_act_window hwp_epp hwp_pkg_req avx512vmbi umip pku ospke avx512_vbmi2 gfni vaes vptrmulqdq avx512_vnni avx512_vbitalg tme avx512_vpopcntdq la57 rdrpid md_clear pconfig flush_l1d arch_capabilities

From numactl --hardware
WARNING: a numactl 'node' might or might not correspond to a physical chip.
available: 2 nodes (0-1)
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

(Continued on next page)
SPEC CPU®2017 Floating Point Speed Result

Cisco Systems
Cisco UCS B200 M6 (Intel Xeon Gold 6338N, 2.20GHz)

SPECspeed®2017_fp_base = 193
SPECspeed®2017_fp_peak = 193

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Aug-2021
Tested by: Cisco Systems
Hardware Availability: Apr-2021
Software Availability: Dec-2020

Platform Notes (Continued)

28 29 30 31
node 0 size: 1031513 MB
node 0 free: 1024631 MB
node 1 cpus: 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56
57 58 59 60 61 62 63
node 1 size: 1031904 MB
node 1 free: 1030566 MB
node distances:
node 0 1
0: 10 20
1: 20 10

From /proc/meminfo
MemTotal: 2112939420 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

/sys/devices/system/cpu/cpu*/cpufreq/scaling_governor has performance

From /etc/*release* /etc/*version*

os-release:
NAME="SLES"
VERSION="15-SP2"
VERSION_ID="15.2"
PRETTY_NAME="SUSE Linux Enterprise Server 15 SP2"
ID="sles"
ID_LIKE="suse"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15:sp2"

uname -a:
Linux localhost 5.3.18-22-default #1 SMP Wed Jun 3 12:16:43 UTC 2020 (720aeba) x86_64
x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-12207 (iTLB Multihit):
Not affected
CVE-2018-3620 (L1 Terminal Fault):
Not affected
Microarchitectural Data Sampling:
Not affected
CVE-2017-5754 (Meltdown):
Not affected
CVE-2018-3639 (Speculative Store Bypass):
Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1):
Mitigation: usercopy/swaps barriers and __user pointer sanitation

(Continued on next page)
Cisco Systems

Cisco UCS B200 M6 (Intel Xeon Gold 6338N, 2.20GHz)

SPEC®2017_fp_base = 193
SPEC®2017_fp_peak = 193

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Aug-2021
Hardware Availability: Apr-2021
Software Availability: Dec-2020

Platform Notes (Continued)

CVE-2017-5715 (Spectre variant 2):
Mitigation: Enhanced IBRS, IBPB: conditional, RSB filling

CVE-2020-0543 (Special Register Buffer Data Sampling): Not affected
CVE-2019-11135 (TSX Asynchronous Abort):
Not affected

run-level 3 Aug 26 09:48

SPEC is set to: /home/cpu2017

Filesystem Type Size Used Avail Use% Mounted on
/dev/sda2 btrfs 222G 15G 206G 7% /home

From /sys/devices/virtual/dmi/id
Vendor: Cisco Systems Inc
Product: UCSB-B200-M6
Serial: FCH24097576

Additional information from dmidecode 3.2 follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:
32x 0xCE00 M393A8G40AB2-CWE 64 GB 2 rank 3200, configured at 2666

BIOS:
BIOS Vendor: Cisco Systems, Inc.
BIOS Version: B200M6.4.2.1d.0.0730210924
BIOS Date: 07/30/2021
BIOS Revision: 5.22

(End of data from sysinfo program)

Compiler Version Notes

==============================================================================
C | 619.lbm_s(base, peak) 638.imagick_s(base, peak)
  | 644.nab_s(base)
==============================================================================

Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R)
64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

==============================================================================
C | 644.nab_s(peak)
==============================================================================

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
Cisco Systems
Cisco UCS B200 M6 (Intel Xeon Gold 6338N, 2.20GHz)

Compiler Version Notes (Continued)

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

==============================================================================
C               | 619.lbm_s(base, peak) 638.imagick_s(base, peak)
                 | 644.nab_s(base)
Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R)
64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

==============================================================================
C               | 644.nab_s(peak)
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

==============================================================================
C++, C, Fortran | 607.cactuBSSN_s(base, peak)
Intel(R) C++ Intel(R) 64 Compiler Classic for applications running on
Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R)
64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on
Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

==============================================================================
Fortran          | 603.bwaves_s(base, peak) 649.fotonik3d_s(base, peak)
                 | 654.roms_s(base, peak)
Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on
Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

==============================================================================
Fortran, C       | 621.wrf_s(base, peak) 627.cam4_s(base, peak)
                 | 628.pop2_s(base, peak)
(Continued on next page)
Cisco Systems
Cisco UCS B200 M6 (Intel Xeon Gold 6338N, 2.20GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Compiler Version Notes (Continued)

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:
icc

Fortran benchmarks:
ifort

Benchmarks using both Fortran and C:
ifort icc

Benchmarks using Fortran, C, and C++:
icpc icc ifort

Base Portability Flags

603.bwaves_s: -DSPEC_LP64
607.cactuBSSN_s: -DSPEC_LP64
619.lbm_s: -DSPEC_LP64
621.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAG
628.pop2_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
-assume byterecl
638.imagick_s: -DSPEC_LP64
644.nab_s: -DSPEC_LP64
649.fotonik3d_s: -DSPEC_LP64
654.roms_s: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-m64 -std=c11 -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch

(Continued on next page)
Cisco Systems
Cisco UCS B200 M6 (Intel Xeon Gold 6338N, 2.20GHz)

SPECspeed®2017_fp_base = 193
SPECspeed®2017_fp_peak = 193

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Aug-2021
Hardware Availability: Apr-2021
Software Availability: Dec-2020

Base Optimization Flags (Continued)

C benchmarks (continued):
-ffinite-math-only -gopt-mem-layout-trans=4 -gopenmp -DSPEC_OPENMP
-mbranches-within-32B-boundaries

Fortran benchmarks:
-m64 -Wl,-z,muldefs -DSPEC_OPENMP -xCORE-AVX2 -ipo -O3 -no-prec-div
-gopt-prefetch -ffinite-math-only -gopt-mem-layout-trans=4 -gopenmp
-nostandard-realloc-lhs -mbranches-within-32B-boundaries
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

Benchmarks using both Fortran and C:
-m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX2 -ipo -O3 -no-prec-div
-gopt-prefetch -ffinite-math-only -gopt-mem-layout-trans=4 -gopenmp
-DSPEC_OPENMP -mbranches-within-32B-boundaries -nostandard-realloc-lhs
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

Benchmarks using Fortran, C, and C++:
-m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX2 -ipo -O3 -no-prec-div
-gopt-prefetch -ffinite-math-only -gopt-mem-layout-trans=4 -gopenmp
-DSPEC_OPENMP -mbranches-within-32B-boundaries -nostandard-realloc-lhs
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

Peak Compiler Invocation

C benchmarks (except as noted below):
icc

644.nab_s: icx

Fortran benchmarks:
ifort

Benchmarks using both Fortran and C:
ifort icc

Benchmarks using Fortran, C, and C++:
icpc icc ifort

Peak Portability Flags

Same as Base Portability Flags
Cisco Systems
Cisco UCS B200 M6 (Intel Xeon Gold 6338N, 2.20GHz)

<table>
<thead>
<tr>
<th>SPECspeed®2017_fp_base</th>
<th>SPECspeed®2017_fp_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>193</td>
<td>193</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Test Sponsor: Cisco Systems</th>
<th>Tested by: Cisco Systems</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU2017 License: 9019</td>
<td>Test Date: Aug-2021</td>
</tr>
<tr>
<td>Hardware Availability: Apr-2021</td>
<td>Software Availability: Dec-2020</td>
</tr>
</tbody>
</table>

Peak Optimization Flags

C benchmarks:
619.lbm_s: basepeak = yes
638.imagick_s: basepeak = yes
644.nab_s: -m64 -Wl,-z,muldefs -xCORE-AVX2 -Ofast -ffast-math
-flto -mfpmath=sse -funroll-loops -fiopenmp
-DSPEC_OPENMP -qopt-mem-layout-trans=4
-fimf-accuracy-bits=14:sqrt
-mbranches-within-32B-boundaries
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

Fortran benchmarks:
603.bwaves_s: -m64 -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2)
-DSPEC SUPPRESS_OPENMP -DSPEC_OPENMP -ipo -xCORE-AVX2
-03 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4 -qopenmp -nostandard-realloc-lhs
-mbranches-within-32B-boundaries
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
649.fotonik3d_s: Same as 603.bwaves_s
654.roms_s: basepeak = yes

Benchmarks using both Fortran and C:
621.wrf_s: -m64 -std=c11 -Wl,-z,muldefs -prof-gen(pass 1)
-ipo -xCORE-AVX2 -O3 -no-prec-div
-qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4
-DSPEC SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP
-mbranches-within-32B-boundaries -nostandard-realloc-lhs
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
627.cam4_s: basepeak = yes
628.pop2_s: basepeak = yes

Benchmarks using Fortran, C, and C++:
607.cactuBSSN_s: basepeak = yes
### Cisco Systems

Cisco UCS B200 M6 (Intel Xeon Gold 6338N, 2.20GHz)

<table>
<thead>
<tr>
<th>CPU2017 License:</th>
<th>9019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor:</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Tested by:</td>
<td>Cisco Systems</td>
</tr>
</tbody>
</table>

**SPECspeed®2017 fp_base = 193**

**SPECspeed®2017 fp_peak = 193**

**Test Date:** Aug-2021  
**Hardware Availability:** Apr-2021  
**Software Availability:** Dec-2020

The flags files that were used to format this result can be browsed at:


You can also download the XML flags sources by saving the following links:


---

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.8 on 2021-08-26 17:02:28-0400.  
Originally published on 2021-09-14.