Cisco Systems
Cisco UCS C220 M6 (Intel Xeon Silver 4309Y, 2.80GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Aug-2021
Hardware Availability: Jun-2021
Software Availability: Dec-2020

<table>
<thead>
<tr>
<th>Copies</th>
<th>SPECrate®2017_fp_base</th>
<th>SPECrate®2017_fp_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>503.bwaves_r</td>
<td>32</td>
<td>188</td>
</tr>
<tr>
<td>507.caCTuBSSN_r</td>
<td>32</td>
<td>100</td>
</tr>
<tr>
<td>508.namd_r</td>
<td>32</td>
<td>87.5</td>
</tr>
<tr>
<td>510.parest_r</td>
<td>32</td>
<td>87.6</td>
</tr>
<tr>
<td>511.povray_r</td>
<td>32</td>
<td>84.6</td>
</tr>
<tr>
<td>519.lbm_r</td>
<td>32</td>
<td>135</td>
</tr>
<tr>
<td>521.wrf_r</td>
<td>32</td>
<td>356</td>
</tr>
<tr>
<td>526.blender_r</td>
<td>32</td>
<td>235</td>
</tr>
<tr>
<td>527.cam4_r</td>
<td>32</td>
<td>356</td>
</tr>
<tr>
<td>538.imagick_r</td>
<td>32</td>
<td>139</td>
</tr>
<tr>
<td>544.nab_r</td>
<td>32</td>
<td>71.9</td>
</tr>
<tr>
<td>549.fotonik3d_r</td>
<td>32</td>
<td></td>
</tr>
<tr>
<td>554.roms_r</td>
<td>32</td>
<td></td>
</tr>
</tbody>
</table>

---

**Hardware**

- **CPU Name:** Intel Xeon Silver 4309Y
- **Max MHz:** 3600
- **Nominal:** 2800
- **Enabled:** 16 cores, 2 chips, 2 threads/core
- **Orderable:** 1,2 Chips
- **Cache L1:** 32 KB I + 48 KB D on chip per core
- **L2:** 1.25 MB I+D on chip per core
- **L3:** 12 MB I+D on chip per core
- **Other:** None
- **Memory:** 1 TB (32 x 32 GB 2Rx4 PC4-3200V-R, running at 2666)
- **Storage:** 1 x 240 GB SATA SSD
- **Other:** None

**Software**

- **OS:** SUSE Linux Enterprise Server 15 SP2 5.3.18-22-default
- **Compiler:** C/C++: Version 2021.1 of Intel oneAPI DPC++/C++ Compiler Build 20201113 for Linux;
  Fortran: Version 2021.1 of Intel Fortran Compiler Classic Build 20201112 for Linux;
  C/C++: Version 2021.1 of Intel C/C++ Compiler Classic Build 20201112 for Linux
- **Parallel:** No
- **Firmware:** Version 4.2.1d released Jul-2021
- **File System:** btrfs
- **System State:** Run level 3 (multi-user)
- **Base Pointers:** 64-bit
- **Peak Pointers:** 64-bit
- **Other:** jemalloc memory allocator V5.0.1
- **Power Management:** BIOS and OS set to prefer performance at the cost of additional power usage
Cisco Systems
Cisco UCS C220 M6 (Intel Xeon Silver 4309Y, 2.80GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems
Test Date: Aug-2021
Hardware Availability: Jun-2021
Software Availability: Dec-2020

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>503.bwaves_r</td>
<td>32</td>
<td>816</td>
<td>393</td>
<td>817</td>
<td>393</td>
<td>817</td>
<td>393</td>
<td>817</td>
<td>393</td>
<td>817</td>
<td>393</td>
</tr>
<tr>
<td>507.cactuBSSN_r</td>
<td>32</td>
<td>216</td>
<td>188</td>
<td>213</td>
<td>190</td>
<td>215</td>
<td>188</td>
<td>216</td>
<td>188</td>
<td>213</td>
<td>190</td>
</tr>
<tr>
<td>508.namd_r</td>
<td>32</td>
<td><strong>304</strong></td>
<td><strong>100</strong></td>
<td>304</td>
<td>100</td>
<td>304</td>
<td>100</td>
<td>304</td>
<td>100</td>
<td>304</td>
<td>100</td>
</tr>
<tr>
<td>510.parest_r</td>
<td>32</td>
<td>957</td>
<td><strong>87.5</strong></td>
<td>958</td>
<td>87.4</td>
<td>957</td>
<td>87.5</td>
<td>956</td>
<td><strong>87.6</strong></td>
<td>956</td>
<td>87.6</td>
</tr>
<tr>
<td>511.povray_r</td>
<td>32</td>
<td>490</td>
<td>152</td>
<td><strong>488</strong></td>
<td><strong>153</strong></td>
<td>488</td>
<td>153</td>
<td>424</td>
<td>176</td>
<td><strong>422</strong></td>
<td><strong>177</strong></td>
</tr>
<tr>
<td>519.lbm_r</td>
<td>32</td>
<td>399</td>
<td>84.6</td>
<td><strong>399</strong></td>
<td><strong>84.6</strong></td>
<td>399</td>
<td>84.5</td>
<td>399</td>
<td>84.6</td>
<td><strong>399</strong></td>
<td><strong>84.6</strong></td>
</tr>
<tr>
<td>521.wrf_r</td>
<td>32</td>
<td><strong>485</strong></td>
<td><strong>148</strong></td>
<td>485</td>
<td>148</td>
<td>486</td>
<td>147</td>
<td>525</td>
<td><strong>137</strong></td>
<td>525</td>
<td>137</td>
</tr>
<tr>
<td>526.blender_r</td>
<td>32</td>
<td><strong>361</strong></td>
<td><strong>135</strong></td>
<td>361</td>
<td>135</td>
<td>363</td>
<td>134</td>
<td>361</td>
<td><strong>135</strong></td>
<td>361</td>
<td>135</td>
</tr>
<tr>
<td>527.cam4_r</td>
<td>32</td>
<td><strong>404</strong></td>
<td><strong>139</strong></td>
<td>406</td>
<td>138</td>
<td>404</td>
<td>139</td>
<td>406</td>
<td>138</td>
<td>404</td>
<td>139</td>
</tr>
<tr>
<td>538.imagick_r</td>
<td>32</td>
<td><strong>224</strong></td>
<td><strong>356</strong></td>
<td>224</td>
<td>356</td>
<td>224</td>
<td>355</td>
<td>224</td>
<td>356</td>
<td>224</td>
<td>356</td>
</tr>
<tr>
<td>544.nab_r</td>
<td>32</td>
<td>233</td>
<td><strong>232</strong></td>
<td>232</td>
<td>232</td>
<td>228</td>
<td>236</td>
<td><strong>229</strong></td>
<td><strong>235</strong></td>
<td>230</td>
<td>234</td>
</tr>
<tr>
<td>549.fotonik3d_r</td>
<td>32</td>
<td>898</td>
<td>139</td>
<td>899</td>
<td>139</td>
<td>899</td>
<td><strong>139</strong></td>
<td>899</td>
<td>139</td>
<td><strong>899</strong></td>
<td><strong>139</strong></td>
</tr>
<tr>
<td>554.roms_r</td>
<td>32</td>
<td>708</td>
<td>71.8</td>
<td>705</td>
<td>72.1</td>
<td><strong>706</strong></td>
<td><strong>72.1</strong></td>
<td>705</td>
<td>72.1</td>
<td>706</td>
<td>72.0</td>
</tr>
</tbody>
</table>

SPECrate®2017_fp_base = 150
SPECrate®2017_fp_peak = 151

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Environment Variables Notes

Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"
MALLOCONF = "retain: true"

General Notes

Binaries compiled on a system with 1x Intel Core i9-7940X CPU + 64GB RAM
memory using openSUSE Leap 15.2
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3> /proc/sys/vm/drop_caches

(Continued on next page)
General Notes (Continued)

runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

Platform Notes

BIOS Settings:
Adjacent Cache Line Prefetcher set to Disabled
DCU Streamer Prefetch set to Disabled
UPI Link Enablement set to 1
UPI Power Management set to Enabled
Sub NUMA Clustering set to Enabled
LLC Dead Line set to Disabled
Memory Refresh Rate set to 1x Refresh
ADDDC Sparing set to Disabled
Patrol Scrub set to Disabled
Energy Efficient Turbo set to Enabled
Processor C6 Report set to Enabled
Processor C1E set to Enabled

Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6622 of 2021-04-07 982a61ec0915b55891ef0e16acafc64d
running on localhost Sat Aug 28 14:10:00 2021

SUT (System Under Test) info as seen by some common utilities. For more information on this section, see https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Silver 4309Y CPU @ 2.80GHz
  2 "physical id"s (chips)
  32 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 8
siblings : 16
physical 0: cores 0 1 2 3 4 5 6 7
physical 1: cores 0 1 2 3 4 5 6 7

(Continued on next page)
**SPEC CPU®2017 Floating Point Rate Result**

Cisco Systems  
Cisco UCS C220 M6 (Intel Xeon Silver 4309Y, 2.80GHz)  

<table>
<thead>
<tr>
<th>SPECrate®2017_fp_base = 150</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate®2017_fp_peak = 151</td>
</tr>
</tbody>
</table>

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Test Date:** Aug-2021  
**Tested by:** Cisco Systems  
**Hardware Availability:** Jun-2021  
**Software Availability:** Dec-2020

---

**Platform Notes (Continued)**

From `lscpu` from `util-linux 2.33.1`:
- **Architecture:** x86_64  
- **CPU op-mode(s):** 32-bit, 64-bit  
- **Byte Order:** Little Endian  
- **Address sizes:** 46 bits physical, 57 bits virtual  
- **CPU(s):** 32  
- **On-line CPU(s) list:** 0-31  
- **Thread(s) per core:** 2  
- **Core(s) per socket:** 8  
- **Socket(s):** 2  
- **NUMA node(s):** 2  
- **Vendor ID:** GenuineIntel  
- **CPU family:** 6  
- **Model:** 106  
- **Model name:** Intel(R) Xeon(R) Silver 4309Y CPU @ 2.80GHz  
- **Stepping:** 6  
- **CPU MHz:** 801.142  
- **CPU max MHz:** 3600.0000  
- **CPU min MHz:** 800.0000  
- **BogoMIPS:** 5600.00  
- **Virtualization:** VT-x  
- **L1d cache:** 48K  
- **L1i cache:** 32K  
- **L2 cache:** 1280K  
- **L3 cache:** 12288K  
- **NUMA node0 CPU(s):** 0-7,16-23  
- **NUMA node1 CPU(s):** 8-15,24-31  
- **Flags:** fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtrunc pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_13 invpcid_single ssbd mba ibrs ibpb stibp ibrs_enhanced tpr_shadow vmpreoid fexpriority ept vpid ept_ad fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm rdt_a avx512f avx512dq rdseed adx smap avx512ifma clflushopt clwb intel_pt avx512cd sha ni avx512bw avx512vl xsaveset xsaves qxsave xsetbk xsaves qcm_llc qcm_occup_llc qcm_mbm_total qcm_mbb_local wbnoinvd dtmord ida arat pln pt md_clear pconfig flush_l1d arch_capabilities

/proc/cpuinfo cache data  
size cache: 1228 KB

From `numactl --hardware`
Cisco Systems
Cisco UCS C220 M6 (Intel Xeon Silver 4309Y, 2.80GHz)

<table>
<thead>
<tr>
<th>SPECrate®2017_fp_base = 150</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate®2017_fp_peak = 151</td>
</tr>
</tbody>
</table>

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Aug-2021
Hardware Availability: Jun-2021
Software Availability: Dec-2020

---

## Platform Notes (Continued)

WARNING: a numactl 'node' might or might not correspond to a physical chip.

available: 2 nodes (0-1)

node 0 cpus: 0 1 2 3 4 5 6 7 16 17 18 19 20 21 22 23
node 0 size: 515651 MB
node 0 free: 504134 MB
node 1 cpus: 8 9 10 11 12 13 14 15 24 25 26 27 28 29 30 31
node 1 size: 516089 MB
node 1 free: 507812 MB

node distances:
node 0 1
0: 10 20
1: 20 10

From /proc/meminfo
MemTotal: 1056502100 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

/sys/devices/system/cpu/cpu*/cpufreq/scaling_governor has performance

From /etc/*release*/etc/*version*
os-release:
NAME="SLES"
VERSION="15-SP2"
VERSION_ID="15.2"
PRETTY_NAME="SUSE Linux Enterprise Server 15 SP2"
ID="sles"
ID_LIKE="suse"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15:sp2"

uname -a:
Linux localhost 5.3.18-22-default #1 SMP Wed Jun 3 12:16:43 UTC 2020 (720aeba) x86_64
x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-12207 (iTLB Multihit): Not affected
CVE-2018-3620 (L1 Terminal Fault): Not affected
Microarchitectural Data Sampling: Not affected
CVE-2017-5754 (Meltdown): Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2018-3639 (Speculative Store Bypass): Mitigation: usercopy/swaps barriers and __user pointer
CVE-2017-5753 (Spectre variant 1):
Cisco Systems
Cisco UCS C220 M6 (Intel Xeon Silver 4309Y, 2.80GHz)

SPECrates®
SPECrate®2017_fp_base = 150
SPECrate®2017_fp_peak = 151

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Aug-2021
Hardware Availability: Jun-2021
Tested by: Cisco Systems
Software Availability: Dec-2020

Platform Notes (Continued)

CVE-2017-5715 (Spectre variant 2):
Mitigation: Enhanced IBRS, IBPB:
conditional, RSB filling

CVE-2020-0543 (Special Register Buffer Data Sampling):
Not affected

CVE-2019-11135 (TSX Asynchronous Abort):
Not affected

run-level 3 Aug 28 07:41

SPEC is set to: /home/cpu2017
Filesystem Type Size Used Avail Use% Mounted on
/dev/sdb2 btrfs 222G 50G 172G 23% /home

From /sys/devices/virtual/dmi/id
Vendor: Cisco Systems Inc
Product: UCSC-C220-M6S
Serial: WZP244104TF

Additional information from dmidecode 3.2 follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:
32x 0xCE00 M393A4K40DB3-CWE 32 GB 2 rank 3200, configured at 2666

BIOS:
BIOS Vendor: Cisco Systems, Inc.
BIOS Version: C220M6.4.2.id.0.0730210924
BIOS Date: 07/30/2021
BIOS Revision: 5.22

(End of data from sysinfo program)

Compiler Version Notes

==============================================================================
| C               | 519.lbm_r(base, peak) 538.imagick_r(base, peak) 544.nab_r(base, peak) |
==============================================================================
| Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, |
| Version 2021.1 Build 20201113 |
| Copyright (C) 1985-2020 Intel Corporation. All rights reserved. |
==============================================================================

| C++             | 508.namd_r(base, peak) 510.parest_r(base, peak) |
(Continued on next page)
Cisco Systems
Cisco UCS C220 M6 (Intel Xeon Silver 4309Y, 2.80GHz)

SPECRate®2017_fp_base = 150
SPECRate®2017_fp_peak = 151

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Aug-2021
Tested by: Cisco Systems
Hardware Availability: Jun-2021
Software Availability: Dec-2020

Compiler Version Notes (Continued)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

==============================================================================
C++, C | 511.povray_r(peak)

==============================================================================
Intel(R) C++ Intel(R) 64 Compiler Classic for applications running on
Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

==============================================================================
==C++, C | 511.povray_r(base) 526.blender_r(base, peak)

==============================================================================
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

==============================================================================
C++, C | 511.povray_r(peak)

==============================================================================
Intel(R) C++ Intel(R) 64 Compiler Classic for applications running on
Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

==============================================================================
C++, C | 511.povray_r(base) 526.blender_r(base, peak)

(Continued on next page)
Cisco Systems
Cisco UCS C220 M6 (Intel Xeon Silver 4309Y, 2.80GHz)

<table>
<thead>
<tr>
<th>CPU2017 License:</th>
<th>9019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor:</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Tested by:</td>
<td>Cisco Systems</td>
</tr>
</tbody>
</table>

**SPECrates**

<table>
<thead>
<tr>
<th>SPECrater</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate(^{2017_fp_base}</td>
<td>150</td>
</tr>
<tr>
<td>SPECrate(^{2017_fp_peak}</td>
<td>151</td>
</tr>
</tbody>
</table>

---

**Compiler Version Notes (Continued)**

++ C++, C, Fortran | 507.cactuBSSN\(_r\) (base, peak)

| Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2021.1 Build 20201113 |
| Copyright (C) 1985-2020 Intel Corporation. All rights reserved. |

++ Fortran | 503.bwaves\(_r\) (base, peak) 549.fotonik3d\(_r\) (base, peak) 554.roms\(_r\) (base, peak)

| Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112_000000 |
| Copyright (C) 1985-2020 Intel Corporation. All rights reserved. |

++ Fortran, C | 521.wrf\(_r\) (peak)

| Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112_000000 |
| Copyright (C) 1985-2020 Intel Corporation. All rights reserved. |

++ Fortran, C | 521.wrf\(_r\) (base) 527.cam4\(_r\) (base, peak)

| Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112_000000 |
| Copyright (C) 1985-2020 Intel Corporation. All rights reserved. |

(Continued on next page)
Cisco Systems
Cisco UCS C220 M6 (Intel Xeon Silver 4309Y, 2.80GHz)

SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Cisco Systems
Cisco UCS C220 M6 (Intel Xeon Silver 4309Y, 2.80GHz)

SPECrate®2017_fp_base = 150
SPECrate®2017_fp_peak = 151

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Aug-2021
Tested by: Cisco Systems
Hardware Availability: Jun-2021
Software Availability: Dec-2020

Base Compiler Invocation

C benchmarks:
icx

C++ benchmarks:
icpx

Fortran benchmarks:
ifort

Benchmarks using both Fortran and C:
ifort icx

Benchmarks using both C and C++:
icpx icx

Benchmarks using Fortran, C, and C++:
icpx icx ifort

Compiler Version Notes (Continued)

Fortran, C      | 521.wrf_r(peak)
------------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on
   Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R)
   64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Fortran, C      | 521.wrf_r(base) 527.cam4_r(base, peak)
------------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on
   Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
   Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Compiler Version Notes (Continued)
Cisco Systems
Cisco UCS C220 M6 (Intel Xeon Silver 4309Y, 2.80GHz)

SPECratenow
\[ \text{SPECrate}^{\text{2017}_\text{fp}_\text{base}} = 150 \]
\[ \text{SPECrate}^{\text{2017}_\text{fp}_\text{peak}} = 151 \]

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Aug-2021
Hardware Availability: Jun-2021
Tested by: Cisco Systems
Software Availability: Dec-2020

### Base Portability Flags

- 503.bwaves_r: -DSPEC_LP64
- 507.cactuBSSN_r: -DSPEC_LP64
- 508.namd_r: -DSPEC_LP64
- 510.purest_r: -DSPEC_LP64
- 511.povray_r: -DSPEC_LP64
- 519.ibm_r: -DSPEC_LP64
- 521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
- 526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsigned-char
- 527.cam4_r: -DSPEC_LP64 -DSPEC_CASE_FLAG
- 538.imagick_r: -DSPEC_LP64
- 544.nab_r: -DSPEC_LP64
- 549.fotonik3d_r: -DSPEC_LP64
- 554.roms_r: -DSPEC_LP64

### Base Optimization Flags

**C benchmarks:**
- `-w -std=c11 -m64 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math`
- `-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4`
- `-mbranches-within-32B-boundaries -ljemalloc`
- `-L/usr/local/jemalloc64-5.0.1/lib`

**C++ benchmarks:**
- `-w -m64 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math -flto`
- `-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4`
- `-mbranches-within-32B-boundaries -ljemalloc`
- `-L/usr/local/jemalloc64-5.0.1/lib`

**Fortran benchmarks:**
- `-w -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ipo -no-prec-div`
- `-qopt-prefetch -ffinite-math-only`
- `-qopt-multiple-gather-scatter-by-shuffles -qopt-mem-layout-trans=4`
- `-nostandard-realloc-lhs -align array32byte -auto`
- `-mbranches-within-32B-boundaries -ljemalloc`
- `-L/usr/local/jemalloc64-5.0.1/lib`

**Benchmarks using both Fortran and C:**
- `-w -m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math`
- `-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -O3 -ipo`
- `-no-prec-div -qopt-prefetch -ffinite-math-only`
- `-qopt-multiple-gather-scatter-by-shuffles`
- `-mbranches-within-32B-boundaries -nostandard-realloc-lhs`
- `-align array32byte -auto -ljemalloc -L/usr/local/jemalloc64-5.0.1/lib`
Cisco Systems
Cisco UCS C220 M6 (Intel Xeon Silver 4309Y, 2.80GHz)

SPECrate®2017_fp_base = 150
SPECrate®2017_fp_peak = 151

Base Optimization Flags (Continued)

Benchmarks using both C and C++:
-w -m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-mbranches-within-32B-boundaries -ljemalloc
-L/usr/local/jemalloc64-5.0.1/lib

Benchmarks using Fortran, C, and C++:
-w -m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles
-mbranches-within-32B-boundaries -nostandard-realloc-lhs
-align array32byte -auto -ljemalloc -L/usr/local/jemalloc64-5.0.1/lib

Peak Compiler Invocation

C benchmarks:
icx

C++ benchmarks:
icpx

Fortran benchmarks:
ifort

Benchmarks using both Fortran and C:
521.wrf_r:ifort icc
527.cam4_r:ifort icx

Benchmarks using both C and C++:
511.povray_r:icpc icc
526.blender_r:icpx icx

Benchmarks using Fortran, C, and C++:
icpx icx ifort
Cisco Systems
Cisco UCS C220 M6 (Intel Xeon Silver 4309Y, 2.80GHz)

SPECrate®2017_fp_base = 150
SPECrate®2017_fp_peak = 151

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Aug-2021
Tested by: Cisco Systems
Hardware Availability: Jun-2021
Software Availability: Dec-2020

Peak Portability Flags
Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:
519.lbm_r: basepeak = yes
538.imagick_r: basepeak = yes
544.nab_r: -w -std=c11 -m64 -Wl,-z,muldefs -xCORE-AVX512 -flto
-Ofast -qopt-mem-layout-trans=4
-fimf-accuracy-bits=14:sqrt
-mbranches-within-32B-boundaries -ljemalloc
-L/usr/local/jemalloc64-5.0.1/lib

C++ benchmarks:
508.namd_r: basepeak = yes
510.parest_r: -w -m64 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math
-flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries
-ljemalloc -L/usr/local/jemalloc64-5.0.1/lib

Fortran benchmarks:
503.bwaves_r: -w -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ipo
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs
-align array32byte -auto -mbranches-within-32B-boundaries
-ljemalloc -L/usr/local/jemalloc64-5.0.1/lib
549.fotonik3d_r: basepeak = yes
554.roms_r: Same as 503.bwaves_r

Benchmarks using both Fortran and C:
521.wrf_r: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512 -O3
-ipo -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries

(Continued on next page)
### Cisco Systems

Cisco UCS C220 M6 (Intel Xeon Silver 4309Y, 2.80GHz)

| SPECrate®2017_fp_base = 150 |
| SPECrate®2017_fp_peak = 151 |

#### Peak Optimization Flags (Continued)

521.wrf_r (continued):
- `nostandard-realloc-lhs` -align array32byte -auto
- `-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc`

527.cam4_r: `basepeak = yes`

Benchmarks using both C and C++:

511.povray_r: `-prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512 -O3
-ipo -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries
-`L/usr/local/jemalloc64-5.0.1/lib -ljemalloc`

526.blender_r: `basepeak = yes`

Benchmarks using Fortran, C, and C++:

507.cactuBSSN_r: `basepeak = yes`

The flags files that were used to format this result can be browsed at


You can also download the XML flags sources by saving the following links:

http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.xml


---

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.8 on 2021-08-28 17:09:59-0400.
Originally published on 2021-09-14.