Cisco Systems
Cisco UCS C220 M6 (Intel Xeon Platinum 8368Q, 2.60GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2021
Hardware Availability: Apr-2021
Software Availability: Dec-2020

500.perlbench_r 152
502.gcc_r 152
505.mcf_r 152
520.omnetpp_r 152
523.xalancbmk_r 152
525.x264_r 152
531.deepsjeng_r 152
541.leela_r 152
548.exchange2_r 152
557.xz_r 152

500.perlbench_r
502.gcc_r
505.mcf_r
520.omnetpp_r
525.x264_r
531.deepsjeng_r
541.leela_r
548.exchange2_r
557.xz_r

SPECrate®2017_int_base = 545
SPECrate®2017_int_peak = 567

SPEC CPU®2017 Integer Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Hardware
CPU Name: Intel Xeon Platinum 8368Q
Max MHz: 3700
Nominal: 2600
Enabled: 76 cores, 2 chips, 2 threads/core
Orderable: 1.2 Chips
Cache L1: 32 KB I + 48 KB D on chip per core
L2: 1.25 MB I+D on chip per core
L3: 57 MB I+D on chip per chip
Other: None
Memory: 1 TB (32 x 32 GB 2Rx4 PC4-3200V-R)
Storage: 1 x 960 GB M.2 SSD SATA
Other: None

Software
OS: SUSE Linux Enterprise Server 15 SP2
5.3.18-22-default
Compiler: C/C++: Version 2021.1 of Intel oneAPI DPC++/C++
C Compiler Build 20201113 for Linux;
Fortran: Version 2021.1 of Intel Fortran Compiler
Classic Build 20201112 for Linux;
C/C++: Version 2021.1 of Intel C/C++ Compiler
Classic Build 20201112 for Linux
Parallel: No
Firmware: Version 4.2.1d released Jul-2021
File System: btrfs
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: 32/64-bit
Other: jemalloc memory allocator V5.0.1
Power Management: BIOS and OS set to prefer performance at the cost of additional power usage
Cisco Systems
Cisco UCS C220 M6 (Intel Xeon Platinum 8368Q, 2.60GHz)

SPECrate®2017_int_base = 545
SPECrate®2017_int_peak = 567

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>500.perlbench_r</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>502.gcc_r</td>
<td>152</td>
<td>626</td>
<td>387</td>
<td>621</td>
<td>390</td>
<td>620</td>
<td>390</td>
<td>152</td>
<td>534</td>
<td>453</td>
<td>534</td>
<td>453</td>
<td>534</td>
<td>453</td>
</tr>
<tr>
<td>505.mcf_r</td>
<td>152</td>
<td>285</td>
<td>861</td>
<td>286</td>
<td>860</td>
<td>284</td>
<td>865</td>
<td>152</td>
<td>285</td>
<td>861</td>
<td>286</td>
<td>860</td>
<td>284</td>
<td>865</td>
</tr>
<tr>
<td>520.omnetpp_r</td>
<td>152</td>
<td>684</td>
<td>291</td>
<td>685</td>
<td>291</td>
<td>685</td>
<td>291</td>
<td>152</td>
<td>684</td>
<td>291</td>
<td>685</td>
<td>291</td>
<td>685</td>
<td>291</td>
</tr>
<tr>
<td>523.xalancbmk_r</td>
<td>152</td>
<td>238</td>
<td>675</td>
<td>237</td>
<td>677</td>
<td>237</td>
<td>678</td>
<td>152</td>
<td>238</td>
<td>675</td>
<td>237</td>
<td>677</td>
<td>237</td>
<td>678</td>
</tr>
<tr>
<td>525.x264_r</td>
<td>152</td>
<td>227</td>
<td>1170</td>
<td>227</td>
<td>1170</td>
<td>227</td>
<td>1170</td>
<td>152</td>
<td>217</td>
<td>1230</td>
<td>217</td>
<td>1230</td>
<td>217</td>
<td>1230</td>
</tr>
<tr>
<td>531.deepsjeng_r</td>
<td>152</td>
<td>393</td>
<td>443</td>
<td>389</td>
<td>448</td>
<td>388</td>
<td>449</td>
<td>152</td>
<td>393</td>
<td>443</td>
<td>389</td>
<td>448</td>
<td>388</td>
<td>449</td>
</tr>
<tr>
<td>541.leela_r</td>
<td>152</td>
<td>560</td>
<td>449</td>
<td>557</td>
<td>452</td>
<td>557</td>
<td>452</td>
<td>152</td>
<td>560</td>
<td>449</td>
<td>557</td>
<td>452</td>
<td>557</td>
<td>452</td>
</tr>
<tr>
<td>548.exchange2_r</td>
<td>152</td>
<td>336</td>
<td>1180</td>
<td>331</td>
<td>1200</td>
<td>326</td>
<td>1220</td>
<td>152</td>
<td>336</td>
<td>1180</td>
<td>331</td>
<td>1200</td>
<td>326</td>
<td>1220</td>
</tr>
<tr>
<td>557.xz_r</td>
<td>152</td>
<td>536</td>
<td>306</td>
<td>536</td>
<td>306</td>
<td>535</td>
<td>307</td>
<td>152</td>
<td>543</td>
<td>302</td>
<td>543</td>
<td>302</td>
<td>549</td>
<td>299</td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited" cpupower frequency-set -g performance run as root to set the scaling governor to performance.

Environment Variables Notes

Environment variables set by runcpu before the start of the run:

LD_LIBRARY_PATH = 
"/home/cpu2017/lib/intel64:/home/cpu2017/lib/ia32:/home/cpu2017/je5.0.1-32"

MALLOC_CONF = "retain:true"

General Notes

Binaries compiled on a system with 1x Intel Core i9-7940X CPU + 64GB RAM memory using openSUSE Leap 15.2
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:

(Continued on next page)
Cisco Systems
Cisco UCS C220 M6 (Intel Xeon Platinum 8368Q, 2.60GHz)

SPECrate®2017_int_base = 545
SPECrate®2017_int_peak = 567

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2021
Hardware Availability: Apr-2021
Software Availability: Dec-2020

General Notes (Continued)

sync; echo 3 > /proc/sys/vm/drop_caches
runcpu command invoked through numacll i.e.:
numactl --interleave=all runcpu <etc>
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

Platform Notes

BIOS Settings:
Adjacent Cache Line Prefetcher set to Disabled
DCU Streamer Prefetch set to Disabled
UPI Link Enablement set to 1
UPI Power Management set to Enabled
Sub NUMA Clustering set to Enabled
LLC Dead Line set to Disabled
Memory Refresh Rate set to 1x Refresh
ADDDC Sparing set to Disabled
Patrol Scrub set to Disabled
Energy Efficient Turbo set to Enabled
Processor C6 Report set to Enabled
Processor C1E set to Enabled

Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6622 of 2021-04-07 982a61ec0915b55891ef0e16acafc64d
running on localhost Thu Sep 9 18:51:08 2021

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
    model name : Intel(R) Xeon(R) Platinum 8368Q CPU @ 2.60GHz
    2 "physical id"s (chips)
    152 "processors"
    cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
    cpu cores : 38
    siblings : 76
    physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

(Continued on next page)
Platform Notes (Continued)

25 26 27 28 29 30 31 32 33 34 35 36 37
physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
25 26 27 28 29 30 31 32 33 34 35 36 37

From lscpu from util-linux 2.33.1:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
Address sizes: 46 bits physical, 57 bits virtual
CPU(s): 152
On-line CPU(s) list: 0-151
Thread(s) per core: 2
Core(s) per socket: 38
Socket(s): 2
NUMA node(s): 2
Vendor ID: GenuineIntel
CPU family: 6
Model: 106
Model name: Intel(R) Xeon(R) Platinum 8368Q CPU @ 2.60GHz
Stepping: 6
CPU MHz: 1472.980
CPU max MHz: 3700.0000
CPU min MHz: 800.0000
BogoMIPS: 5200.00
Virtualization: VT-x
L1d cache: 48K
L1i cache: 32K
L2 cache: 1280K
L3 cache: 58368K
NUMA node0 CPU(s): 0-37,76-113
NUMA node1 CPU(s): 38-75,114-151
Flags: fpu vme de pse tsc msr pae mce cmov pat pse36 clflush dtsc acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm sse3 sdbg fma cx16 xtpmr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 invpcid_single ssbd mbr ibpb stibp ibrs enhanced_tpr_shadow vmi flexpriority ept vpid ept_ad fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm rdt_a avx512f avx512dq rdseed adx smap avx512ifma clflushopt clwb intel_p t avx512cd sha ni
avx512bw avx512vl xsaveopt xsave x save xsave c qm _l cc c qm _occup _l cc c qm _mb m_total
 c qm _mbm _local w bno invd d th erm ida arat pln pts h wp h wp _act _window h wp _epp
hwp_pkg_req avx512vbmi umip pku ospke avx512_vbmi2 gfini vaes vpcm ulg d q avx512_vnni
avx512_bitalg tme avx512_vpopcntdq 1a57 rdpid md_clear pconfig flush_lld
arch_capabilities

/proc/cpuinfo cache data

(Continued on next page)
Cisco Systems
Cisco UCS C220 M6 (Intel Xeon Platinum 8368Q, 2.60GHz)

SPEC CPU®2017 Integer Rate Result

Cisco Systems
Cisco UCS C220 M6 (Intel Xeon Platinum 8368Q, 2.60GHz)

SPEC CPU®2017 Integer Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

SPECrate®2017_int_base = 545
SPECrate®2017_int_peak = 567

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Sep-2021
Tested by: Cisco Systems
Hardware Availability: Apr-2021
Software Availability: Dec-2020

Platform Notes (Continued)

cache size : 58368 KB

From numactl --hardware
WARNING: a numactl 'node' might or might not correspond to a physical chip.
available: 2 nodes (0-1)
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113
node 0 size: 515566 MB
node 0 free: 514758 MB
node 1 cpus: 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113
node 1 size: 515800 MB
node 1 free: 514977 MB
node distances:
node 0 1
0: 10 20
1: 20 10

From /proc/meminfo
MemTotal: 1056119284 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

/sys/devices/system/cpu/cpu*/cpufreq/scaling_governor has performance

From /etc/*release*/etc/*version*
os-release:
NAME="SLES"
VERSION="15-SP2"
VERSION_ID="15.2"
PRETTY_NAME="SUSE Linux Enterprise Server 15 SP2"
ID="sles"
ID_LIKE="suse"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15:sp2"

uname -a:
Linux localhost 5.3.18-22-default #1 SMP Wed Jun 3 12:16:43 UTC 2020 (720aeba) x86_64
x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:
CVE-2018-12207 (iTLB Multihit): Not affected

(Continued on next page)
Cisco Systems
Cisco UCS C220 M6 (Intel Xeon Platinum 8368Q, 2.60GHz)

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems  
**Test Date:** Sep-2021  
**Hardware Availability:** Apr-2021  
**Software Availability:** Dec-2020

**SPECrate®2017_int_base = 545**  
**SPECrate®2017_int_peak = 567**

---

**Platform Notes (Continued)**

<table>
<thead>
<tr>
<th>Issue</th>
<th>Mitigation/Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>CVE-2018-3620 (L1 Terminal Fault):</td>
<td>Not affected</td>
</tr>
<tr>
<td>Microarchitectural Data Sampling:</td>
<td>Not affected</td>
</tr>
<tr>
<td>CVE-2017-5754 (Meltdown):</td>
<td>Not affected</td>
</tr>
<tr>
<td>CVE-2018-3639 (Speculative Store Bypass):</td>
<td>Mitigation: Speculative Store Bypass disabled via prctl and seccomp</td>
</tr>
<tr>
<td>CVE-2017-5753 (Spectre variant 1):</td>
<td>Mitigation: usercopy/swapgs barriers and __user pointer sanitization</td>
</tr>
<tr>
<td>CVE-2017-5715 (Spectre variant 2):</td>
<td>Mitigation: Enhanced IBRS, IBPB: conditional, RSB filling</td>
</tr>
<tr>
<td>CVE-2020-0543 (Special Register Buffer Data Sampling):</td>
<td>Not affected</td>
</tr>
<tr>
<td>CVE-2019-11135 (TSX Asynchronous Abort):</td>
<td>Not affected</td>
</tr>
</tbody>
</table>

---

run-level 3 Sep 9 18:45

SPEC is set to: /home/cpu2017

Filesystem | Type | Size | Used | Avail | Use% | Mounted on |
--- | --- | --- | --- | --- | --- | --- |
/dev/sda2 | btrfs | 222G | 34G | 187G | 16% | /home |

---

From /sys/devices/virtual/dmi/id  
Vendor: Cisco Systems Inc  
Product: UCSC-C220-M6S  
Serial: W2P24430N7F

Additional information from dmidecode 3.2 follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:  
32x 0xCE00 M393A4K40DB3-CWE 32 GB 2 rank 3200

BIOS:  
BIOS Vendor: Cisco Systems, Inc.  
BIOS Version: C220M6.4.2.id.0.0730210924  
BIOS Date: 07/30/2021  
BIOS Revision: 5.22

(End of data from sysinfo program)

---

**Compiler Version Notes**

==============================================================================
<table>
<thead>
<tr>
<th>C</th>
<th>500.perlbench_r(peak) 557.xz_r(peak)</th>
</tr>
</thead>
</table>

---

Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R)

(Continued on next page)
Cisco Systems
Cisco UCS C220 M6 (Intel Xeon Platinum 8368Q, 2.60GHz)

<table>
<thead>
<tr>
<th>SPECrate®2017_int_base</th>
<th>545</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate®2017_int_peak</td>
<td>567</td>
</tr>
</tbody>
</table>

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Sep-2021
Hardware Availability: Apr-2021
Tested by: Cisco Systems
Software Availability: Dec-2020

**Compiler Version Notes (Continued)**

64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

---

| 502.gcc_r(peak) |
---

Intel(R) oneAPI DPC++/C++ Compiler for applications running on IA-32, Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

---

| 500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base, peak) 525.x264_r(base, peak) 557.xz_r(base) |
---

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

---

| 500.perlbench_r(peak) 557.xz_r(peak) |
---

Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

---

| 502.gcc_r(peak) |
---

Intel(R) oneAPI DPC++/C++ Compiler for applications running on IA-32, Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

---

| 500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base, peak) 525.x264_r(base, peak) 557.xz_r(base) |
---

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

---

(Continued on next page)
Cisco Systems
Cisco UCS C220 M6 (Intel Xeon Platinum 8368Q, 2.60GHz)

SPEC CPU®2017 Integer Rate Result
Copyright 2017-2021 Standard Performance Evaluation Corporation

SPECrate®2017_int_base = 545
SPECrate®2017_int_peak = 567

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Sep-2021
Tested by: Cisco Systems
Hardware Availability: Apr-2021
Software Availability: Dec-2020

Compiler Version Notes (Continued)

<table>
<thead>
<tr>
<th>C</th>
<th>500.perlbench_r(peak) 557.xz_r(peak)</th>
</tr>
</thead>
</table>
|      | Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112_000000
|      | Copyright (C) 1985-2020 Intel Corporation. All rights reserved. |

<table>
<thead>
<tr>
<th>C</th>
<th>502.gcc_r(peak)</th>
</tr>
</thead>
</table>
|      | Intel(R) oneAPI DPC++/C++ Compiler for applications running on IA-32, Version 2021.1 Build 20201113
|      | Copyright (C) 1985-2020 Intel Corporation. All rights reserved. |

<table>
<thead>
<tr>
<th>C</th>
<th>500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base, peak) 525.x264_r(base, peak) 557.xz_r(base)</th>
</tr>
</thead>
</table>
|      | Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2021.1 Build 20201113
|      | Copyright (C) 1985-2020 Intel Corporation. All rights reserved. |

<table>
<thead>
<tr>
<th>C++</th>
<th>520.omnetpp_r(base, peak) 523.xalancbmk_r(base, peak) 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)</th>
</tr>
</thead>
</table>
|      | Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2021.1 Build 20201113
|      | Copyright (C) 1985-2020 Intel Corporation. All rights reserved. |

<table>
<thead>
<tr>
<th>Fortran</th>
<th>548.exchange2_r(base, peak)</th>
</tr>
</thead>
</table>
|         | Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112_000000
|         | Copyright (C) 1985-2020 Intel Corporation. All rights reserved. |

Base Compiler Invocation

C benchmarks:
icx

(Continued on next page)
## Cisco Systems

Cisco UCS C220 M6 (Intel Xeon Platinum 8368Q, 2.60GHz)

| CPU2017 License: | 9019 |
| Test Sponsor: | Cisco Systems |
| Tested by: | Cisco Systems |

| Test Date: | Sep-2021 |
| Hardware Availability: | Apr-2021 |
| Software Availability: | Dec-2020 |

### Spec CPU®2017 Integer Rate Result

SPECrate®2017_int_base = 545

SPECrate®2017_int_peak = 567

### Base Compiler Invocation (Continued)

**C++ benchmarks:**
- icpx

**Fortran benchmarks:**
- ifort

### Base Portability Flags

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Flags</th>
</tr>
</thead>
<tbody>
<tr>
<td>500.perlbench_r</td>
<td>-DSPEC_LP64 -DSPEC_LINUX_X64</td>
</tr>
<tr>
<td>502.gcc_r</td>
<td>-DSPEC_LP64</td>
</tr>
<tr>
<td>505.mcf_r</td>
<td>-DSPEC_LP64</td>
</tr>
<tr>
<td>520.omnetpp_r</td>
<td>-DSPEC_LP64</td>
</tr>
<tr>
<td>523.xalancbmk_r</td>
<td>-DSPEC_LP64 -DSPEC_LINUX</td>
</tr>
<tr>
<td>525.x264_r</td>
<td>-DSPEC_LP64</td>
</tr>
<tr>
<td>531.deepsjeng_r</td>
<td>-DSPEC_LP64</td>
</tr>
<tr>
<td>541.leela_r</td>
<td>-DSPEC_LP64</td>
</tr>
<tr>
<td>548.exchange2_r</td>
<td>-DSPEC_LP64</td>
</tr>
<tr>
<td>557.xz_r</td>
<td>-DSPEC_LP64</td>
</tr>
</tbody>
</table>

### Base Optimization Flags

**C benchmarks:**
- `-w -std=c11 -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ffast-math`
- `-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4`
- `-mbranches-within-32B-boundaries`
- `-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin`
- `-lqkmalloc`

**C++ benchmarks:**
- `-w -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ffast-math -flto`
- `-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4`
- `-mbranches-within-32B-boundaries`
- `-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin`
- `-lqkmalloc`

**Fortran benchmarks:**
- `-w -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ipo -no-prec-div`
- `-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte`
- `-auto -mbranches-within-32B-boundaries`
- `-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin`
- `-lqkmalloc`
Cisco Systems
Cisco UCS C220 M6 (Intel Xeon Platinum 8368Q, 2.60GHz)

SPECrate®2017_int_base = 545
SPECrate®2017_int_peak = 567

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2021
Hardware Availability: Apr-2021
Software Availability: Dec-2020

Peak Compiler Invocation

C benchmarks (except as noted below):
  icx
  500.perlbench_r: cc
  557.xz: cc

C++ benchmarks:
  icpx

Fortran benchmarks:
  ifort

Peak Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -D_FILE_OFFSET_BITS=64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz: -DSPEC_LP64

Peak Optimization Flags

C benchmarks:
  500.perlbench_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2)
  -xCORE-AVX512 -ipo -O3 -no-prec-div
  -qopt-mem-layout-trans=4 -fnono-strict-overflow
  -mbranches-within-32B-boundaries
  -L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin
  -lqkmalloc

  502.gcc_r: -m32
  -L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/ia32_lin
  -std=gnu89 -Wl,-z,muldefs -fprofile-generate(pass 1)
  -fprofile-use=default.profdata(pass 2) -xCORE-AVX512 -flto
  -Ofast(pass 1) -O3 -ffast-math -qopt-mem-layout-trans=4

(Continued on next page)
Peak Optimization Flags (Continued)

502.gcc_r (continued):
-mbranches-within-32B-boundaries
-L/usr/local/jemalloc32-5.0.1/lib -ljemalloc

505.mcf_r: basepeak = yes

525.x264_r: -w -std=c11 -m64 -Wl, -z, muldefs -xCORE-AVX512 -flto
-03 -ffast-math -qopt-mem-layout-trans=4 -fno-alias
-mbranches-within-32B-boundaries
-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin
-lqkmalloc

557.xz_r: -Wl, -z, muldefs -xCORE-AVX512 -ipo -03 -no-prec-div
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries
-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin
-lqkmalloc

C++ benchmarks:

520.omnetpp_r: basepeak = yes

523.xalancbmk_r: basepeak = yes

531.deepsjeng_r: basepeak = yes

541.leela_r: basepeak = yes

Fortran benchmarks:

548.exchange2_r: basepeak = yes

The flags files that were used to format this result can be browsed at

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.xml

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.8 on 2021-09-09 21:51:08-0400.
Report generated on 2021-10-25 17:05:25 by CPU2017 PDF formatter v6442.
Originally published on 2021-10-25.