### Cisco Systems
Cisco UCS X210c M6 (Intel Xeon Silver 4310, 2.10GHz)

### SPEC CPU®2017 Integer Speed Result

<table>
<thead>
<tr>
<th>Test Date:</th>
<th>Oct-2021</th>
</tr>
</thead>
<tbody>
<tr>
<td>Hardware Availability:</td>
<td>Sep-2021</td>
</tr>
<tr>
<td>Software Availability:</td>
<td>Dec-2020</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Threads</th>
<th>SPECspeed®2017_int_base = 10.6</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.0</td>
<td>1.0</td>
</tr>
<tr>
<td>600.perlbench_s</td>
<td>6.71</td>
</tr>
<tr>
<td>602.gcc_s</td>
<td>7.93</td>
</tr>
<tr>
<td>605.mcf_s</td>
<td>5.60</td>
</tr>
<tr>
<td>620.omnetpp_s</td>
<td>4.61</td>
</tr>
<tr>
<td>623.xalancbmk_s</td>
<td>18.3</td>
</tr>
<tr>
<td>625.x264_s</td>
<td>19.5</td>
</tr>
<tr>
<td>631.deepsjeng_s</td>
<td></td>
</tr>
<tr>
<td>641.leela_s</td>
<td></td>
</tr>
<tr>
<td>648.exchange2_s</td>
<td></td>
</tr>
<tr>
<td>657.xz_s</td>
<td></td>
</tr>
</tbody>
</table>

### Hardware

- **CPU Name:** Intel Xeon Silver 4310
- **Max MHz:** 3300
- **Nominal:** 2100
- **Enabled:** 24 cores, 2 chips
- **Orderable:** 1.2 Chips
- **Cache L1:** 32 KB I + 48 KB D on chip per core
- **L2:** 1.25 MB I+D on chip per core
- **L3:** 18 MB I+D on chip per chip
- **Other:** None
- **Memory:** 2 TB (32 x 64 GB 2Rx4 PC4-3200AA-R, running at 2666)
- **Storage:** 1 x 960 GB M.2 SSD SATA
- **Other:** None

### Software

- **OS:** SUSE Linux Enterprise Server 15 SP2 5.3.18-22-default
- **Compiler:** C/C++: Version 2021.1 of Intel oneAPI DPC++/C++ Compiler Build 20201113 for Linux; Fortran: Version 2021.1 of Intel Fortran Compiler Classic Build 20201112 for Linux; C/C++: Version 2021.1 of Intel C/C++ Compiler Classic Build 20201112 for Linux
- **Parallel:** Yes
- **Firmware:** Version 5.0.1d released Aug-2021
- **File System:** btrfs
- **System State:** Run level 3 (multi-user)
- **Base Pointers:** 64-bit
- **Peak Pointers:** 64-bit
- **Other:** jemalloc memory allocator V5.0.1
- **Power Management:** BIOS and OS set to prefer performance at the cost of additional power usage
Cisco Systems
Cisco UCS X210c M6 (Intel Xeon Silver 4310, 2.10GHz)

SPECspeed®2017_int_base = 10.6
SPECspeed®2017_int_peak = 10.8

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>600.perlbench_s</td>
<td>24</td>
<td>265</td>
<td>6.70</td>
<td>265</td>
<td>6.71</td>
<td>264</td>
<td>6.71</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>602.gcc_s</td>
<td>24</td>
<td>404</td>
<td>9.85</td>
<td>405</td>
<td>9.84</td>
<td>404</td>
<td>9.86</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>605.mcf_s</td>
<td>24</td>
<td>257</td>
<td>18.4</td>
<td>257</td>
<td>18.4</td>
<td>257</td>
<td>18.4</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>620.omnetpp_s</td>
<td>24</td>
<td>207</td>
<td>7.90</td>
<td>204</td>
<td>7.98</td>
<td>206</td>
<td>7.93</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>623.xalanchmk_s</td>
<td>24</td>
<td>113</td>
<td>12.6</td>
<td>112</td>
<td>12.6</td>
<td>113</td>
<td>12.5</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>625.x264_s</td>
<td>24</td>
<td>113</td>
<td>15.6</td>
<td>113</td>
<td>15.6</td>
<td>113</td>
<td>15.6</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>631.deepsjeng_s</td>
<td>24</td>
<td>256</td>
<td>5.60</td>
<td>256</td>
<td>5.59</td>
<td>256</td>
<td>5.60</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>641.leela_s</td>
<td>24</td>
<td>370</td>
<td>4.61</td>
<td>370</td>
<td>4.61</td>
<td>371</td>
<td>4.59</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>648.exchange2_s</td>
<td>24</td>
<td>161</td>
<td>18.3</td>
<td>161</td>
<td>18.3</td>
<td>161</td>
<td>18.3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>657.xz_s</td>
<td>24</td>
<td>317</td>
<td>19.5</td>
<td>317</td>
<td>19.5</td>
<td>317</td>
<td>19.5</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

SPECspeed®2017_int_base = 10.6
SPECspeed®2017_int_peak = 10.8

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes
Stack size set to unlimited using "ulimit -s unlimited"

Environment Variables Notes
Environment variables set by runcpu before the start of the run:
KMP_AFFINITY = "granularity=fine,scatter"
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"
MALLOC_CONF = "retain:true"
OMP_STACKSIZE = "192M"

General Notes
Binaries compiled on a system with 1x Intel Core i9-7940X CPU + 64GB RAM
memory using openSUSE Leap 15.2
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3> /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)
is mitigated in the system as tested and documented.
Cisco Systems
Cisco UCS X210c M6 (Intel Xeon Silver 4310, 2.10GHz)

**SPEC CPU®2017 Integer Speed Result**

| SPECspeed®2017_int_base = 10.6 |
| SPECspeed®2017_int_peak = 10.8 |

CPU2017 License: 9019  
Test Sponsor: Cisco Systems  
Test Date: Oct-2021  
Hardware Availability: Sep-2021  
Tested by: Cisco Systems  
Software Availability: Dec-2020

**General Notes (Continued)**

jemalloc, a general purpose malloc implementation  
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5  

**Platform Notes**

BIOS Settings:  
Intel Hyper-Threading Technology set to Disabled  
DCU Streamer Prefetch set to Disabled  
LLC Dead Line set to Disabled  
Memory Refresh Rate set to 1x Refresh  
ADDCS Sparing set to Disabled  
Patrol Scrub set to Disabled  
Processor C6 Report set to Enabled

Sysinfo program /home/cpu2017/bin/sysinfo  
Rev: r6622 of 2021-04-07 982a61ec0915b55891ef0e16acac64d  
running on perf-blade7 Sun Oct 24 21:24:30 2021

SUT (System Under Test) info as seen by some common utilities.  
For more information on this section, see  
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Silver 4310 CPU @ 2.10GHz  
2 "physical id"s (chips)  
24 "processors"  
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)  
cpu cores : 12  
siblings : 12  
physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11  
physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11

From lscpu from util-linux 2.33.1:  
Architecture: x86_64  
CPU op-mode(s): 32-bit, 64-bit  
Byte Order: Little Endian  
Address sizes: 46 bits physical, 57 bits virtual  
CPU(s): 24  
On-line CPU(s) list: 0-23  
Thread(s) per core: 1  
Core(s) per socket: 12  
Socket(s): 2  
NUMA node(s): 2  
Vendor ID: GenuineIntel

(Continued on next page)
Cisco Systems
Cisco UCS X210c M6 (Intel Xeon Silver 4310, 2.10GHz)

**CPU2017 License:** 9019
**Test Sponsor:** Cisco Systems
**Tested by:** Cisco Systems
**Test Date:** Oct-2021
**Hardware Availability:** Sep-2021
**Software Availability:** Dec-2020

---

**SPEC CPU®2017 Integer Speed Result**

<table>
<thead>
<tr>
<th>SPECspeed®2017_int_base</th>
<th>SPECspeed®2017_int_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>10.6</td>
<td>10.8</td>
</tr>
</tbody>
</table>

---

**Platform Notes (Continued)**

```
CPU family:          6
Model:               106
Model name:          Intel(R) Xeon(R) Silver 4310 CPU @ 2.10GHz
Stepping:            6
CPU MHz:             1213.695
CPU max MHz:         3300.0000
CPU min MHz:         800.0000
BogoMIPS:            4200.00
Virtualization:      VT-x
L1d cache:           48K
L1i cache:           32K
L2 cache:            1280K
L3 cache:            18432K
NUMA node0 CPU(s):   0-11
NUMA node1 CPU(s):   12-23
Flags:               fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtsscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16
xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave
avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_13 invpcid_single ssbd
mba ibrs ibpb stibp ibrs_enabled tpr_shadow vnmi flexpriority ept vpid ept_ad
fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 ertms invpcid rtm cqm rdt_a avx512f
avx512dq rdseed adx smap avx512ifma clflushopt clwb intel_pt avx512cd sha ni
avx512bw avx512v1 xsaveopt xsaveprec xsavemap xsavec xsavec cqm_llc cqm_occmap_llc
arch_capabilities
```

```
/platforminfo cache data
    cache size : 18432 KB
```

From numactl --hardware

**WARNING:** a numactl 'node' might or might not correspond to a physical chip.

```
available: 2 nodes (0-1)
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11
node 0 size: 1031748 MB
node 0 free: 1025357 MB
node 1 cpus: 12 13 14 15 16 17 18 19 20 21 22 23
node 1 size: 1032185 MB
node 1 free: 1030423 MB
node distances:
  node 0 1
  0: 10 20
  1: 20 10
```

(Continued on next page)
Cisco Systems
Cisco UCS X210c M6 (Intel Xeon Silver 4310, 2.10GHz)

SPECspeed®2017_int_base = 10.6
SPECspeed®2017_int_peak = 10.8

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Oct-2021
Tested by: Cisco Systems
Hardware Availability: Sep-2021
Software Availability: Dec-2020

Platform Notes (Continued)

From /proc/meminfo
MemTotal: 2113468264 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

/sys/devices/system/cpu/cpu*/cpufreq/scaling_governor has performance

From /etc/*release*/etc/*version*
os-release:
  NAME="SLES"
  VERSION="15-SP2"
  VERSION_ID="15.2"
  PRETTY_NAME="SUSE Linux Enterprise Server 15 SP2"
  ID="sles"
  ID_LIKE="suse"
  ANSI_COLOR="0;32"
  CPE_NAME="cpe:/o:suse:sles:15:sp2"

uname -a:
  Linux perf-blade7 5.3.18-22-default #1 SMP Wed Jun 3 12:16:43 UTC 2020 (720aeba)
x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-12207 (iTLB Multihit): Not affected
CVE-2018-3620 (L1 Terminal Fault): Not affected
Microarchitectural Data Sampling: Not affected
CVE-2017-5754 (Meltdown): Not affected
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1): Mitigation: usercopy/swaps barriers and __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Enhanced IBRS, IBPB: conditional, RSB filling
CVE-2020-0543 (Special Register Buffer Data Sampling): Not affected
CVE-2019-11135 (TSX Asynchronous Abort): Not affected

run-level 3 Oct 24 16:58

SPEC is set to: /home/cpu2017
Filesystem Type Size Used Avail Use% Mounted on
/dev/sda12 btrfs 669G 34G 635G 5% /home

From /sys/devices/virtual/dmi/id

(Continued on next page)
Cisco Systems
Cisco UCS X210c M6 (Intel Xeon Silver 4310, 2.10GHz)

SPEC CPU®2017 Integer Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Cisco Systems
Cisco UCS X210c M6 (Intel Xeon Silver 4310, 2.10GHz)

SPEC CPU®2017 Integer Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Oct-2021
Hardware Availability: Sep-2021
Software Availability: Dec-2020

SPECspeed®2017_int_base = 10.6
SPECspeed®2017_int_peak = 10.8

Platform Notes (Continued)

Vendor: Cisco Systems Inc
Product: UCSX-210C-M6
Serial: FCH250671H1

Additional information from dmidecode 3.2 follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:
32x 0xCE00 M393A8G40AB2-CWE 64 GB 2 rank 3200, configured at 2666

BIOS:
BIOS Vendor: Cisco Systems, Inc.
BIOS Version: X210M6.5.0.1d.0.0816211754
BIOS Date: 08/16/2021
BIOS Revision: 5.22

(End of data from sysinfo program)

Compiler Version Notes

==============================================================================
C       | 600.perlbench_s(peak)
==============================================================================
Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
==============================================================================

C       | 600.perlbench_s(base) 602.gcc_s(base, peak) 605.mcf_s(base, peak)
625.x264_s(base, peak) 657.xz_s(base, peak)
==============================================================================
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
==============================================================================

C       | 600.perlbench_s(peak)
==============================================================================
Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
==============================================================================

(Continued on next page)
Cisco Systems
Cisco UCS X210c M6 (Intel Xeon Silver 4310, 2.10GHz)

**SPEC CPU®2017 Integer Speed Result**

<table>
<thead>
<tr>
<th>CPU2017 License: 9019</th>
<th>Test Date: Oct-2021</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor: Cisco Systems</td>
<td>Hardware Availability: Sep-2021</td>
</tr>
<tr>
<td>Tested by: Cisco Systems</td>
<td>Software Availability: Dec-2020</td>
</tr>
</tbody>
</table>

**Compiler Version Notes (Continued)**

<table>
<thead>
<tr>
<th>Compiler</th>
<th>C benchmarks</th>
<th>C++ benchmarks</th>
<th>Fortran benchmarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>icx</td>
<td>icpx</td>
<td>ifort</td>
<td></td>
</tr>
</tbody>
</table>

**Base Compiler Invocation**

- **C benchmarks:** icx
- **C++ benchmarks:** icpx
- **Fortran benchmarks:** ifort

**Base Portability Flags**

- 600.perlbench_s: -DSPEC_LP64 -DSPEC_LINUX_X64
- 602.gcc_s: -DSPEC_LP64
- 605.mcf_s: -DSPEC_LP64
- 620.omnetpp_s: -DSPEC_LP64

**SPECspeed®2017 int_base = 10.6**

**SPECspeed®2017 int_peak = 10.8**
Cisco Systems
Cisco UCS X210c M6 (Intel Xeon Silver 4310, 2.10GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems
Test Date: Oct-2021
Hardware Availability: Sep-2021
Software Availability: Dec-2020

SPECspeed®2017_int_base = 10.6
SPECspeed®2017_int_peak = 10.8

Base Portability Flags (Continued)

623.xalancbmk_s: -DSPEC_LP64 -DSPEC_LINUX
625.x264_s: -DSPEC_LP64
631.deepsjeng_s: -DSPEC_LP64
641.leea_s: -DSPEC_LP64
648.exchange2_s: -DSPEC_LP64
657.xz_s: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-DSPEC_OPENMP -std=c11 -m64 -ffpopenmp -Wl,-z,muldefs -xCORE-AVX512
-O3 -ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

C++ benchmarks:
-DSPEC_OPENMP -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-mbranches-within-32B-boundaries
-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin/
-lqkmalloc

Fortran benchmarks:
-m64 -xCORE-AVX512 -O3 -ipo -no-prec-div -qopt-mem-layout-trans=4
-nostandard-realloc-lhs -align array32byte -auto
-mbranches-within-32B-boundaries

Peak Compiler Invocation

C benchmarks (except as noted below):
icx

600.perlbench_s: icc

C++ benchmarks:
icpx

Fortran benchmarks:
ifort
Cisco Systems
Cisco UCS X210c M6 (Intel Xeon Silver 4310, 2.10GHz)

SPECspeed®2017_int_base = 10.6  
SPECspeed®2017_int_peak = 10.8

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Oct-2021
Hardware Availability: Sep-2021
Software Availability: Dec-2020

Peak Portability Flags
Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:
600.perlbench_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2)  
-xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=4 -fno-strict-overflow  
-mbranches-within-32B-boundaries  
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

602.gcc_s: -m64 -std=c11 -Wl,-z,muldefs -fprofile-generate(pass 1)  
-fprofile-use=default.profdata(pass 2) -xCORE-AVX512 -flto  
-Ofast(pass 1) -O3 -ffast-math -qopt-mem-layout-trans=4  
-mbranches-within-32B-boundaries  
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

605.mcf_s: basepeak = yes

625.x264_s: -DSPEC_OPENMP -fiopenmp -std=c11 -m64 -Wl,-z,muldefs  
-xCORE-AVX512 -flto -O3 -ffast-math  
-qopt-mem-layout-trans=4 -fno-alias  
-mbranches-within-32B-boundaries  
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

657.xz_s: basepeak = yes

C++ benchmarks:
620.omnetpp_s: basepeak = yes
623.xalancbmk_s: basepeak = yes
631.deepsjeng_s: basepeak = yes
641.leela_s: basepeak = yes

Fortran benchmarks:
648.exchange2_s: basepeak = yes
Cisco Systems
Cisco UCS X210c M6 (Intel Xeon Silver 4310, 2.10GHz)

SPECspeed®2017_int_base = 10.6
SPECspeed®2017_int_peak = 10.8

Cisco Systems
2.10GHz)

Test Date: Oct-2021
Hardware Availability: Sep-2021
Software Availability: Dec-2020

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.xml

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.