SPEC CPU®2017 Integer Speed Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

ProLiant DL580 Gen10 (2.10 GHz, Intel Xeon Gold 6252)

SPECspeed®2017_int_base = 10.8

SPECspeed®2017_int_peak = 11.1

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

Test Date: Jan-2022
Hardware Availability: Sep-2021
Software Availability: May-2021



Hardware

CPU Name:	Intel Xeon Gold 6252
Max MHz:	3700
Nominal:	2100
Enabled:	96 cores, 4 chips
Orderable:	2,4 chips
Cache L1:	32 KB I + 32 KB D on chip per core
L2:	1 MB I+D on chip per core
L3:	35.75 MB I+D on chip per chip
Other:	None
Memory:	768 GB (24 x 32 GB 2Rx4 PC4-2933Y-R)
Storage:	1 x 800 GB SAS SSD, RAID 0
Other:	None

Software

OS:	Red Hat Enterprise Linux 8.4 (Ootpa) Kernel 4.18.0-305.el8.x86_64
Compiler:	C/C++: Version 2021.1 of Intel oneAPI DPC++/C++ Compiler Build 20201113 for Linux; Fortran: Version 2021.1 of Intel Fortran Compiler Classic Build 20201112 for Linux; C/C++: Version 2021.1 of Intel C/C++ Compiler Classic Build 20201112 for Linux
Parallel:	Yes
Firmware:	HPE BIOS Version U34 v2.54 09/03/2021 released Sep-2021
File System:	xfs
System State:	Run level 3 (multi-user)
Base Pointers:	64-bit
Peak Pointers:	64-bit
Other:	jemalloc memory allocator V5.0.1
Power Management:	BIOS and OS set to prefer performance at the cost of additional power usage

SPEC CPU®2017 Integer Speed Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

ProLiant DL580 Gen10 (2.10 GHz, Intel Xeon Gold 6252)

SPECspeed®2017_int_base = 10.8

SPECspeed®2017_int_peak = 11.1

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

Test Date: Jan-2022
Hardware Availability: Sep-2021
Software Availability: May-2021

Results Table

Benchmark	Base							Peak						
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
600.perlbench_s	96	**283**	**6.27**	286	6.21	282	6.30	96	237	7.48	239	7.43	**238**	**7.47**
602.gcc_s	96	424	9.40	414	9.61	**419**	**9.51**	96	402	9.91	408	9.77	**406**	**9.82**
605.mcf_s	96	265	17.8	260	18.2	**264**	**17.9**	96	265	17.8	260	18.2	**264**	**17.9**
620.omnetpp_s	96	163	9.98	157	10.4	**161**	**10.1**	96	163	9.98	157	10.4	**161**	**10.1**
623.xalancbmk_s	96	110	12.9	**110**	**12.8**	111	12.8	96	110	12.9	**110**	**12.8**	111	12.8
625.x264_s	96	113	15.6	**113**	**15.6**	113	15.6	96	109	16.2	**109**	**16.2**	109	16.2
631.deepsjeng_s	96	**257**	**5.58**	256	5.59	257	5.58	96	**257**	**5.58**	256	5.59	257	5.58
641.leela_s	96	366	4.66	**366**	**4.66**	369	4.63	96	366	4.66	**366**	**4.66**	369	4.63
648.exchange2_s	96	187	15.8	**186**	**15.8**	185	15.9	96	187	15.8	**186**	**15.8**	185	15.9
657.xz_s	96	**257**	**24.1**	257	24.0	257	24.1	96	**257**	**24.1**	257	24.0	257	24.1

SPECspeed®2017_int_base = 10.8

SPECspeed®2017_int_peak = 11.1

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

```
Stack size set to unlimited using "ulimit -s unlimited"
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3>       /proc/sys/vm/drop_caches
```

Environment Variables Notes

```
Environment variables set by runcpu before the start of the run:
KMP_AFFINITY = "granularity=fine,scatter"
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"
MALLOC_CONF = "retain:true"
OMP_STACKSIZE = "192M"
```

General Notes

```
 Binaries compiled on a system with 1x Intel Core i9-7980XE CPU + 64GB RAM
 memory using Redhat Enterprise Linux 8.0
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)
is mitigated in the system as tested and documented.
 jemalloc, a general purpose malloc implementation
 built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5
```

(Continued on next page)

General Notes (Continued)

```
 sources available from jemalloc.net or https://github.com/jemalloc/jemalloc/releases

Submitted_by: "Bhatnagar, Prateek" <prateek.bhatnagar@hpe.com>
Submitted: Tue Jan 18 00:14:37 EST 2022
Submission: cpu2017-20220118-30788.sub
```

Platform Notes

```
BIOS Configuration:
  Hyper-Threading set to Disabled
  Thermal Configuration set to Maximum Cooling
  Memory Patrol Scrubbing set to Disabled
  LLC Prefetch set to Enabled
  Last Level Cache (LLC) Dead Line Allocation set to Disabled
  Enhanced Processor Performance set to Enabled
  Workload Profile set to General Peak Frequency Compute
    Minimum Processor Idle Power Core C-State set to C1E State
    Energy/Performance Bias set to Balanced Power
  Workload Profile set to Custom
    Numa Group Size Optimization set to Flat
    Advanced Memory Protection set to Advanced ECC

Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6622 of 2021-04-07 982a61ec0915b55891ef0e16acafc64d
running on vs-ssa-dl560 Thu Jan  6 05:22:38 2022

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
   https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
   model name : Intel(R) Xeon(R) Gold 6252 CPU @ 2.10GHz
      4  "physical id"s (chips)
      96 "processors"
   cores, siblings (Caution: counting these is hw and system dependent. The following
   excerpts from /proc/cpuinfo might not be reliable.  Use with caution.)
      cpu cores : 24
      siblings  : 24
      physical 0: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 25 26 27 28 29
      physical 1: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 25 26 27 28 29
      physical 2: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 25 26 27 28 29
      physical 3: cores 0 1 2 3 4 5 6 9 10 11 12 13 16 17 18 19 20 21 24 25 26 27 28 29

From lscpu from util-linux 2.32.1:
     Architecture:        x86_64
     CPU op-mode(s):      32-bit, 64-bit
```

(Continued on next page)

Platform Notes (Continued)

```
      Byte Order:            Little Endian
      CPU(s):                96
      On-line CPU(s) list:   0-95
      Thread(s) per core:    1
      Core(s) per socket:    24
      Socket(s):             4
      NUMA node(s):          4
      Vendor ID:             GenuineIntel
      BIOS Vendor ID:        Intel(R) Corporation
      CPU family:            6
      Model:                 85
      Model name:            Intel(R) Xeon(R) Gold 6252 CPU @ 2.10GHz
      BIOS Model name:       Intel(R) Xeon(R) Gold 6252 CPU @ 2.10GHz
      Stepping:              6
      CPU MHz:               1000.045
      BogoMIPS:              4200.00
      Virtualization:        VT-x
      L1d cache:             32K
      L1i cache:             32K
      L2 cache:              1024K
      L3 cache:              36608K
      NUMA node0 CPU(s):     0-23
      NUMA node1 CPU(s):     24-47
      NUMA node2 CPU(s):     48-71
      NUMA node3 CPU(s):     72-95
      Flags:                 fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
      pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
      lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
      aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16
      xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave
      avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 cdp_l3
      invpcid_single intel_ppin ssbd mba ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi
      flexpriority ept vpid ept_ad fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms
      invpcid cqm mpx rdt_a avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt
      avx512cd avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc
      cqm_mbm_total cqm_mbm_local dtherm ida arat pln pts pku ospke avx512_vnni md_clear
      flush_l1d arch_capabilities

  /proc/cpuinfo cache data
     cache size : 36608 KB

  Unable to get information from 'numactl --hardware'
  Please verify numactl installation.

  From /proc/meminfo
     MemTotal:       791983660 kB
     HugePages_Total:       0
```

(Continued on next page)

Platform Notes (Continued)

```
   Hugepagesize:       2048 kB

 /sbin/tuned-adm active
     Current active profile: throughput-performance

 From /etc/*release* /etc/*version*
   os-release:
      NAME="Red Hat Enterprise Linux"
      VERSION="8.4 (Ootpa)"
      ID="rhel"
      ID_LIKE="fedora"
      VERSION_ID="8.4"
      PLATFORM_ID="platform:el8"
      PRETTY_NAME="Red Hat Enterprise Linux 8.4 (Ootpa)"
      ANSI_COLOR="0;31"
   redhat-release: Red Hat Enterprise Linux release 8.4 (Ootpa)
   system-release: Red Hat Enterprise Linux release 8.4 (Ootpa)
   system-release-cpe: cpe:/o:redhat:enterprise_linux:8.4:ga

 uname -a:
   Linux vs-ssa-dl560 4.18.0-305.el8.x86_64 #1 SMP Thu Apr 29 08:54:30 EDT 2021 x86_64
   x86_64 x86_64 GNU/Linux

 Kernel self-reported vulnerability status:

 CVE-2018-12207 (iTLB Multihit):                          KVM: Mitigation: Split huge pages
 CVE-2018-3620 (L1 Terminal Fault):                         Not affected
 Microarchitectural Data Sampling:                          Not affected
 CVE-2017-5754 (Meltdown):                                  Not affected
 CVE-2018-3639 (Speculative Store Bypass):                  Mitigation: Speculative Store
                                                            Bypass disabled via prctl and
                                                            seccomp
 CVE-2017-5753 (Spectre variant 1):                         Mitigation: usercopy/swapgs
                                                            barriers and __user pointer
                                                            sanitization
 CVE-2017-5715 (Spectre variant 2):                        Mitigation: Enhanced IBRS, IBPB:
                                                            conditional, RSB filling
 CVE-2020-0543 (Special Register Buffer Data Sampling): Not affected
 CVE-2019-11135 (TSX Asynchronous Abort):                   Mitigation: TSX disabled

 run-level 3 Jan 6 05:20

 SPEC is set to: /home/cpu2017
   Filesystem            Type  Size  Used Avail Use% Mounted on
   /dev/mapper/rhel-home xfs   670G  9.0G  661G   2% /home

 From /sys/devices/virtual/dmi/id
```

(Continued on next page)

Platform Notes (Continued)

```
     Vendor:          HPE
     Product:         ProLiant DL560 Gen10
     Product Family: ProLiant
     Serial:          CN764302GB

  Additional information from dmidecode 3.2 follows.  WARNING: Use caution when you
  interpret this section. The 'dmidecode' program reads system data which is "intended to
  allow hardware to be accurately determined", but the intent may not be met, as there are
  frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
    Memory:
      24x UNKNOWN NOT AVAILABLE 32 GB 2 rank 2933

  BIOS:
     BIOS Vendor:       HPE
     BIOS Version:      U34
     BIOS Date:         09/03/2021
     BIOS Revision:     2.54
     Firmware Revision: 2.55

  (End of data from sysinfo program)
```

Compiler Version Notes

```
==============================================================================
C       | 600.perlbench_s(peak)
------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R)
  64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C       | 600.perlbench_s(base) 602.gcc_s(base, peak) 605.mcf_s(base, peak)
        | 625.x264_s(base, peak) 657.xz_s(base, peak)
------------------------------------------------------------------------------
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
  Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C       | 600.perlbench_s(peak)
------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R)
  64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation.  All rights reserved.
```

(Continued on next page)

Compiler Version Notes (Continued)

```
------------------------------------------------------------------------------

==============================================================================
C       | 600.perlbench_s(base) 602.gcc_s(base, peak) 605.mcf_s(base, peak)
        | 625.x264_s(base, peak) 657.xz_s(base, peak)
------------------------------------------------------------------------------
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
  Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C++     | 620.omnetpp_s(base, peak) 623.xalancbmk_s(base, peak)
        | 631.deepsjeng_s(base, peak) 641.leela_s(base, peak)
------------------------------------------------------------------------------
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
  Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
Fortran | 648.exchange2_s(base, peak)
------------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on
  Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------
```

Base Compiler Invocation

C benchmarks:
icx

C++ benchmarks:
icpx

Fortran benchmarks:
ifort

Base Portability Flags

600.perlbench_s: -DSPEC_LP64 -DSPEC_LINUX_X64
602.gcc_s: -DSPEC_LP64

(Continued on next page)

Base Portability Flags (Continued)

605.mcf_s: `-DSPEC_LP64`
620.omnetpp_s: `-DSPEC_LP64`
623.xalancbmk_s: `-DSPEC_LP64 -DSPEC_LINUX`
625.x264_s: `-DSPEC_LP64`
631.deepsjeng_s: `-DSPEC_LP64`
641.leela_s: `-DSPEC_LP64`
648.exchange2_s: `-DSPEC_LP64`
657.xz_s: `-DSPEC_LP64`

Base Optimization Flags

C benchmarks:
`-DSPEC_OPENMP -std=c11 -m64 -fiopenmp -Wl,-z,muldefs -xCORE-AVX512 -O3 -ffast-math -flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc`

C++ benchmarks:
`-DSPEC_OPENMP -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ffast-math -flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries -L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin/ -lqkmalloc`

Fortran benchmarks:
`-m64 -xCORE-AVX512 -O3 -ipo -no-prec-div -qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte -auto -mbranches-within-32B-boundaries`

Peak Compiler Invocation

C benchmarks (except as noted below):
`icx`

600.perlbench_s: `icc`

C++ benchmarks:
`icpx`

Fortran benchmarks:
`ifort`

Peak Portability Flags

Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:

600.perlbench_s: `-Wl,-z,muldefs -prof-gen`(pass 1) `-prof-use`(pass 2)
`-xCORE-AVX512 -ipo -O3 -no-prec-div`
`-qopt-mem-layout-trans=4 -fno-strict-overflow`
`-mbranches-within-32B-boundaries`
`-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc`

602.gcc_s: `-m64 -std=c11 -Wl,-z,muldefs -fprofile-generate`(pass 1)
`-fprofile-use=default.profdata`(pass 2) `-xCORE-AVX512 -flto`
`-Ofast`(pass 1) `-O3 -ffast-math -qopt-mem-layout-trans=4`
`-mbranches-within-32B-boundaries`
`-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc`

605.mcf_s: `basepeak = yes`

625.x264_s: `-DSPEC_OPENMP -fiopenmp -std=c11 -m64 -Wl,-z,muldefs`
`-xCORE-AVX512 -flto -O3 -ffast-math`
`-qopt-mem-layout-trans=4 -fno-alias`
`-mbranches-within-32B-boundaries`
`-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc`

657.xz_s: `basepeak = yes`

C++ benchmarks:

620.omnetpp_s: `basepeak = yes`

623.xalancbmk_s: `basepeak = yes`

631.deepsjeng_s: `basepeak = yes`

641.leela_s: `basepeak = yes`

Fortran benchmarks:

648.exchange2_s: `basepeak = yes`

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.2-CLX-revB.html
http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.2-CLX-revB.xml
http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.xml

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.8 on 2022-01-06 06:22:38-0500.
Report generated on 2022-02-01 19:36:52 by CPU2017 PS formatter v6442.
Originally published on 2022-02-01.