SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

Tyrone Camarero TDI100C3R-212
(2.20 GHz,Intel Xeon Gold 5320)

SPECspeed®2017_fp_base = 203

SPECspeed®2017_fp_peak = 202

CPU2017 License: 006042
Test Sponsor: Netweb Pte Ltd
Tested by: Tyrone Systems

Test Date: Sep-2022
Hardware Availability: Apr-2021
Software Availability: May-2022



Hardware

CPU Name:	Intel Xeon Gold 5320
Max MHz:	3400
Nominal:	2200
Enabled:	52 cores, 2 chips, 2 threads/core
Orderable:	1,2 Chips
Cache L1:	32 KB I + 48 KB D on chip per core
L2:	1.25 MB I+D on chip per core
L3:	39 MB I+D on chip per chip
Other:	None
Memory:	512 GB (16 x 32 GB 2Rx4 PC4-3200AA-R, running at 2933)
Storage:	1 x 512 GB NVMe SSD
Other:	None

Software

OS:	Red Hat Enterprise Linux release 8.5 (Ootpa) 4.18.0-348.el8.x86_64
Compiler:	C/C++: Version 2022.1 of Intel oneAPI DPC++/C++ Compiler for Linux; Fortran: Version 2022.1 of Intel Fortran Compiler for Linux;
Parallel:	Yes
Firmware:	Version PEGC0011 released Aug-2022
File System:	xfs
System State:	Run level 3 (multi-user)
Base Pointers:	64-bit
Peak Pointers:	64-bit
Other:	jemalloc memory allocator V5.0.1
Power Management:	BIOS and OS set to prefer performance at the cost of additional power usage.

SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
Tyrone Camarero TDI100C3R-212
(2.20 GHz,Intel Xeon Gold 5320)

SPECspeed®2017_fp_base = 203

SPECspeed®2017_fp_peak = 202

CPU2017 License: 006042
Test Sponsor: Netweb Pte Ltd
Tested by: Tyrone Systems

Test Date: Sep-2022
Hardware Availability: Apr-2021
Software Availability: May-2022

Results Table

Benchmark	Base							Peak						
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
603.bwaves_s	52	90.4	652	**90.9**	**649**	91.1	648	52	91.2	647	92.3	639	**92.1**	**641**
607.cactuBSSN_s	52	65.2	256	67.0	249	**65.4**	**255**	52	65.2	256	67.0	249	**65.4**	**255**
619.lbm_s	52	31.3	167	29.7	176	**30.5**	**172**	52	31.3	167	29.7	176	**30.5**	**172**
621.wrf_s	52	89.6	148	**90.4**	**146**	90.5	146	52	89.6	148	**90.4**	**146**	90.5	146
627.cam4_s	52	70.2	126	**70.9**	**125**	71.2	125	52	70.8	125	**70.8**	**125**	70.2	126
628.pop2_s	52	160	74.4	**160**	**74.2**	161	73.8	52	160	74.4	**160**	**74.2**	161	73.8
638.imagick_s	52	35.1	411	**35.1**	**411**	34.8	415	52	35.1	411	**35.1**	**411**	34.8	415
644.nab_s	52	50.8	344	50.8	344	**50.8**	**344**	52	50.8	344	50.8	344	**50.8**	**344**
649.fotonik3d_s	52	87.1	105	86.4	105	**86.8**	**105**	52	87.1	105	86.4	105	**86.8**	**105**
654.roms_s	52	**77.5**	**203**	77.5	203	77.1	204	52	**77.5**	**203**	77.5	203	77.1	204

SPECspeed®2017_fp_base = 203

SPECspeed®2017_fp_peak = 202

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

```
The numactl mechanism was used to bind copies to processors. The config file option 'submit'
was used to generate numactl commands to bind each copy to a specific processor.
For details, please see the config file.
```

Operating System Notes

```
Stack size set to unlimited using "ulimit -s unlimited"
```

Environment Variables Notes

```
Environment variables set by runcpu before the start of the run:
KMP_AFFINITY = "granularity=fine,compact,1,0"
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"
MALLOC_CONF = "retain:true"
OMP_STACKSIZE = "192M"
```

General Notes

```
Binaries compiled on a system with 2x Intel Xeon Platinum 8280M CPU + 384GB RAM
memory using Red Hat Enterprise Linux 8.4
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3>       /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
```

(Continued on next page)

General Notes (Continued)

```
 numactl --interleave=all runcpu <etc>
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the
system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the
system as tested and documented.
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the
system as tested and documented.
 jemalloc, a general purpose malloc implementation
 built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5
 sources available from jemalloc.net or https://github.com/jemalloc/jemalloc/releases
```

Platform Notes

```
BIOS Settings:
Power Technology = Custom
ENERGY_PERF_BIAS_CFG mode = Extreme Performance
SNC (Sub NUMA) = Enable
KTI Prefetch = Enable
LLC Dead Line Alloc = Disable
Hyper-Threading = Enabled

 Sysinfo program /home/cpu2017/bin/sysinfo
 Rev: r6622 of 2021-04-07 982a61ec0915b55891ef0e16acafc64d
 running on Tyronespec Sat Oct  1 20:50:34 2022

 SUT (System Under Test) info as seen by some common utilities.
 For more information on this section, see
    https://www.spec.org/cpu2017/Docs/config.html#sysinfo

 From /proc/cpuinfo
    model name : Intel(R) Xeon(R) Gold 5320 CPU @ 2.20GHz
       2  "physical id"s (chips)
       104 "processors"
    cores, siblings (Caution: counting these is hw and system dependent. The following
    excerpts from /proc/cpuinfo might not be reliable.  Use with caution.)
       cpu cores : 26
       siblings  : 52
       physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
       25
       physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
       25

 From lscpu from util-linux 2.32.1:
      Architecture:        x86_64
      CPU op-mode(s):      32-bit, 64-bit
      Byte Order:          Little Endian
```

(Continued on next page)

Platform Notes (Continued)

```
      CPU(s):              104
      On-line CPU(s) list: 0-103
      Thread(s) per core:  2
      Core(s) per socket:  26
      Socket(s):           2
      NUMA node(s):        2
      Vendor ID:           GenuineIntel
      BIOS Vendor ID:      Intel(R) Corporation
      CPU family:          6
      Model:               106
      Model name:          Intel(R) Xeon(R) Gold 5320 CPU @ 2.20GHz
      BIOS Model name:     Intel(R) Xeon(R) Gold 5320 CPU @ 2.20GHz
      Stepping:            6
      CPU MHz:             2200.000
      CPU max MHz:         3400.0000
      CPU min MHz:         800.0000
      BogoMIPS:            4400.00
      Virtualization:      VT-x
      L1d cache:           48K
      L1i cache:           32K
      L2 cache:            1280K
      L3 cache:            39936K
      NUMA node0 CPU(s):   0-25,52-77
      NUMA node1 CPU(s):   26-51,78-103
      Flags:               fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
      pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
      lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
      aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16
      xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave
      avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 invpcid_single
      intel_ppin ssbd mba ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi flexpriority ept
      vpid ept_ad fsgsbase tsc_adjust sgx bmi1 hle avx2 smep bmi2 erms invpcid cqm rdt_a
      avx512f avx512dq rdseed adx smap avx512ifma clflushopt clwb intel_pt avx512cd sha_ni
      avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total
      cqm_mbm_local split_lock_detect wbnoinvd dtherm ida arat pln pts hwp hwp_act_window
      hwp_epp hwp_pkg_req avx512vbmi umip pku ospke avx512_vbmi2 gfni vaes vpclmulqdq
      avx512_vnni avx512_bitalg tme avx512_vpopcntdq la57 rdpid sgx_lc fsrm md_clear
      pconfig flush_l1d arch_capabilities

  /proc/cpuinfo cache data
     cache size : 39936 KB

  From numactl --hardware
  WARNING: a numactl 'node' might or might not correspond to a physical chip.
    available: 2 nodes (0-1)
    node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 52 53
    54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77
```

(Continued on next page)

Platform Notes (Continued)

```
   node 0 size: 257628 MB
   node 0 free: 222018 MB
   node 1 cpus: 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
   51 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103
   node 1 size: 257996 MB
   node 1 free: 224288 MB
   node distances:
   node   0   1
     0:  10  20
     1:  20  10

 From /proc/meminfo
    MemTotal:       528000168 kB
    HugePages_Total:       0
    Hugepagesize:       2048 kB

 /sbin/tuned-adm active
     Current active profile: throughput-performance

 /sys/devices/system/cpu/cpu*/cpufreq/scaling_governor has
    performance

 From /etc/*release* /etc/*version*
    os-release:
       NAME="Red Hat Enterprise Linux"
       VERSION="8.5 (Ootpa)"
       ID="rhel"
       ID_LIKE="fedora"
       VERSION_ID="8.5"
       PLATFORM_ID="platform:el8"
       PRETTY_NAME="Red Hat Enterprise Linux 8.5 (Ootpa)"
       ANSI_COLOR="0;31"
    redhat-release: Red Hat Enterprise Linux release 8.5 (Ootpa)
    system-release: Red Hat Enterprise Linux release 8.5 (Ootpa)
    system-release-cpe: cpe:/o:redhat:enterprise_linux:8::baseos

 uname -a:
    Linux Tyronespec 4.18.0-348.el8.x86_64 #1 SMP Mon Oct 4 12:17:22 EDT 2021 x86_64
    x86_64 x86_64 GNU/Linux

 Kernel self-reported vulnerability status:

 CVE-2018-12207 (iTLB Multihit):                         Not affected
 CVE-2018-3620 (L1 Terminal Fault):                      Not affected
 Microarchitectural Data Sampling:                       Not affected
 CVE-2017-5754 (Meltdown):                               Not affected
 CVE-2018-3639 (Speculative Store Bypass):               Mitigation: Speculative Store
```

(Continued on next page)

Platform Notes (Continued)

```
                                                  Bypass disabled via prctl and
                                                  seccomp
 CVE-2017-5753 (Spectre variant 1):               Mitigation: usercopy/swapgs
                                                  barriers and __user pointer
                                                  sanitization
 CVE-2017-5715 (Spectre variant 2):               Mitigation: Enhanced IBRS, IBPB:
                                                  conditional, RSB filling
 CVE-2020-0543 (Special Register Buffer Data Sampling): Not affected
 CVE-2019-11135 (TSX Asynchronous Abort):         Not affected

 run-level 3 Sep 30 17:06

 SPEC is set to: /home/cpu2017
    Filesystem            Type  Size  Used Avail Use% Mounted on
    /dev/mapper/rhel-home xfs   402G  167G  235G  42% /home

 From /sys/devices/virtual/dmi/id
     Vendor:         Tyrone Systems
     Product:        Tyrone Camarero TDI100C3R-212
     Product Family: Family
     Serial:         2X22002203

 Additional information from dmidecode 3.2 follows.  WARNING: Use caution when you
 interpret this section. The 'dmidecode' program reads system data which is "intended to
 allow hardware to be accurately determined", but the intent may not be met, as there are
 frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
   Memory:
     2x Samsung M393A4K40DB3-CWE 32 GB 2 rank 3200, configured at 2933
     14x Samsung M393A4K40EB3-CWE 32 GB 2 rank 3200, configured at 2933

 BIOS:
    BIOS Vendor:       American Megatrends International, LLC.
    BIOS Version:      PEGC0011
    BIOS Date:         08/10/2022
    BIOS Revision:     5.22

 (End of data from sysinfo program)
```

Compiler Version Notes

```
==============================================================================
C               | 619.lbm_s(base, peak) 638.imagick_s(base, peak)
                | 644.nab_s(base, peak)
------------------------------------------------------------------------------
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
  Version 2022.1.0 Build 20220316
```

(Continued on next page)

Compiler Version Notes (Continued)

```
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C++, C, Fortran | 607.cactuBSSN_s(base, peak)
------------------------------------------------------------------------------
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
  Version 2022.1.0 Build 20220316
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
  Version 2022.1.0 Build 20220316
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.
Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version
  2022.1.0 Build 20220316
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
Fortran         | 603.bwaves_s(base, peak) 649.fotonik3d_s(base, peak)
                | 654.roms_s(base, peak)
------------------------------------------------------------------------------
Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version
  2022.1.0 Build 20220316
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
Fortran, C      | 621.wrf_s(base, peak) 627.cam4_s(base, peak)
                | 628.pop2_s(base, peak)
------------------------------------------------------------------------------
Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version
  2022.1.0 Build 20220316
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
  Version 2022.1.0 Build 20220316
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------
```

Base Compiler Invocation

C benchmarks:
icx

Fortran benchmarks:
ifx

(Continued on next page)

Base Compiler Invocation (Continued)

Benchmarks using both Fortran and C:
ifx icx

Benchmarks using Fortran, C, and C++:
icpx icx ifx

Base Portability Flags

603.bwaves_s: -DSPEC_LP64
607.cactuBSSN_s: -DSPEC_LP64
619.lbm_s: -DSPEC_LP64
621.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAG
628.pop2_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
-assume byterecl
638.imagick_s: -DSPEC_LP64
644.nab_s: -DSPEC_LP64
649.fotonik3d_s: -DSPEC_LP64
654.roms_s: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-m64 -g -std=c11 -Wl,-z,muldefs -xCORE-AVX2 -Ofast -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -fiopenmp
-DSPEC_OPENMP -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

Fortran benchmarks:
-m64 -g -Wl,-z,muldefs -DSPEC_OPENMP -xCORE-AVX2 -Ofast -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -fiopenmp
-nostandard-realloc-lhs -align array32byte -auto
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

Benchmarks using both Fortran and C:
-m64 -g -std=c11 -Wl,-z,muldefs -xCORE-AVX2 -Ofast -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -fiopenmp
-DSPEC_OPENMP -nostandard-realloc-lhs -align array32byte -auto
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

Benchmarks using Fortran, C, and C++:
-m64 -g -std=c11 -Wl,-z,muldefs -xCORE-AVX2 -Ofast -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -fiopenmp

(Continued on next page)

Base Optimization Flags (Continued)

Benchmarks using Fortran, C, and C++ (continued):
-DSPEC_OPENMP -nostandard-realloc-lhs -align array32byte -auto
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

Peak Compiler Invocation

C benchmarks:
icx

Fortran benchmarks:
ifx

Benchmarks using both Fortran and C:
ifx icx

Benchmarks using Fortran, C, and C++:
icpx icx ifx

Peak Portability Flags

Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:

619.lbm_s: basepeak = yes

638.imagick_s: basepeak = yes

644.nab_s: basepeak = yes

Fortran benchmarks:

603.bwaves_s: -m64 -g -Wl,-z,muldefs -DSPEC_OPENMP -xCORE-AVX2 -Ofast
-ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -fiopenmp -nostandard-realloc-lhs
-align array32byte -auto -L/usr/local/jemalloc64-5.0.1/lib
-ljemalloc

(Continued on next page)

Peak Optimization Flags (Continued)

649.fotonik3d_s: `basepeak = yes`

654.roms_s: `basepeak = yes`

Benchmarks using both Fortran and C:

621.wrf_s: `basepeak = yes`

627.cam4_s: `-m64 -g -std=c11 -Wl,-z,muldefs -xCORE-AVX2 -Ofast -ffast-math -flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -fiopenmp -DSPEC_OPENMP -nostandard-realloc-lhs -align array32byte -auto -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc`

628.pop2_s: `basepeak = yes`

Benchmarks using Fortran, C, and C++:

607.cactuBSSN_s: `basepeak = yes`

The flags files that were used to format this result can be browsed at
`http://www.spec.org/cpu2017/flags/Intel-ic2022-official-linux64_revA.html`
`http://www.spec.org/cpu2017/flags/Tyrone-Platform-Settings-V1.2-ICX-revA.html`

You can also download the XML flags sources by saving the following links:
`http://www.spec.org/cpu2017/flags/Intel-ic2022-official-linux64_revA.xml`
`http://www.spec.org/cpu2017/flags/Tyrone-Platform-Settings-V1.2-ICX-revA.xml`

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.8 on 2022-10-01 11:20:34-0400.
Report generated on 2022-11-22 19:57:20 by CPU2017 PS formatter v6442.
Originally published on 2022-11-22.