SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2023 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

ProLiant ML350 Gen11
(2.00 GHz, Intel Xeon Platinum 8480+)

SPECspeed®2017_fp_base = 344

SPECspeed®2017_fp_peak = 344

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

Test Date: Nov-2022
Hardware Availability: Jan-2023
Software Availability: May-2022



Hardware

CPU Name:	Intel Xeon Platinum 8480+
Max MHz:	3800
Nominal:	2000
Enabled:	112 cores, 2 chips
Orderable:	1, 2 chip(s)
Cache L1:	32 KB I + 48 KB D on chip per core
L2:	2 MB I+D on chip per core
L3:	105 MB I+D on chip per chip
Other:	None
Memory:	1 TB (16 x 64 GB 2Rx4 PC5-4800B-R)
Storage:	1 x 480 GB SATA SSD
Other:	None

Software

OS:	Red Hat Enterprise Linux release 9.0 (Plow) Kernel 5.14.0-70.13.1.el9_0.x86_64
Compiler:	C/C++: Version 2022.1 of Intel oneAPI DPC++/C++ Compiler for Linux; Fortran: Version 2022.1 of Intel Fortran Compiler for Linux;
Parallel:	Yes
Firmware:	HPE BIOS Version v1.20 11/24/2022 released Nov-2022
File System:	xfs
System State:	Run level 3 (multi-user)
Base Pointers:	64-bit
Peak Pointers:	64-bit
Other:	jemalloc memory allocator V5.0.1
Power Management:	BIOS and OS set to prefer performance at the cost of additional power usage

SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2023 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise
(Test Sponsor: HPE)
ProLiant ML350 Gen11
(2.00 GHz, Intel Xeon Platinum 8480+)

SPECspeed®2017_fp_base = 344

SPECspeed®2017_fp_peak = 344

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

Test Date: Nov-2022
Hardware Availability: Jan-2023
Software Availability: May-2022

Results Table

Benchmark	Base							Peak						
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
603.bwaves_s	112	55.4	1070	55.3	1070	**55.4**	**1070**	112	55.4	1070	55.3	1070	**55.4**	**1070**
607.cactuBSSN_s	112	39.7	420	39.3	424	**39.4**	**424**	112	39.7	420	39.3	424	**39.4**	**424**
619.lbm_s	112	21.0	249	**21.1**	**248**	21.1	248	112	21.0	249	**21.1**	**248**	21.1	248
621.wrf_s	112	**64.9**	**204**	65.0	204	64.8	204	112	**64.9**	**204**	65.0	204	64.8	204
627.cam4_s	112	**42.1**	**210**	42.5	208	42.1	210	112	**42.1**	**210**	42.5	208	42.1	210
628.pop2_s	112	127	93.7	**127**	**93.8**	126	94.2	112	127	93.7	**127**	**93.8**	126	94.2
638.imagick_s	112	19.2	753	**19.0**	**758**	18.9	762	112	19.2	753	**19.0**	**758**	18.9	762
644.nab_s	112	21.9	800	21.9	796	**21.9**	**797**	112	21.9	800	21.9	796	**21.9**	**797**
649.fotonik3d_s	112	**53.8**	**169**	53.1	172	54.3	168	112	**53.8**	**169**	53.1	172	54.3	168
654.roms_s	112	30.9	510	**31.5**	**500**	31.8	496	112	30.9	510	**31.5**	**500**	31.8	496

SPECspeed®2017_fp_base = 344
SPECspeed®2017_fp_peak = 344

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

```
Stack size set to unlimited using "ulimit -s unlimited"
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3>       /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>
IRQ balance service was stopped using "systemctl stop irqbalance.service"
tuned-adm profile was set to Throughput-Performance using "tuned-adm profile throughput-performance"
perf-bias for all the CPUs is set using "cpupower set -b 0"
```

Environment Variables Notes

```
Environment variables set by runcpu before the start of the run:
KMP_AFFINITY = "granularity=fine,compact"
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"
MALLOC_CONF = "retain:true"
OMP_STACKSIZE = "192M"
```

General Notes

```
Binaries compiled on a system with 2x Intel Xeon Platinum 8280M CPU + 384GB RAM
memory using Redhat Enterprise Linux 8.0
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)
is mitigated in the system as tested and documented.
```

(Continued on next page)

General Notes (Continued)

```
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)
is mitigated in the system as tested and documented.
 jemalloc, a general purpose malloc implementation
 built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5
 sources available from jemalloc.net or https://github.com/jemalloc/jemalloc/releases
```

Platform Notes

```
The system ROM used for this result contains Intel microcode version 0x2b000111 for
the Intel Xeon Platinum 8480+ processor.
BIOS Configuration:
 Workload Profile set to General Peak Frequency Compute
 Thermal Configuration set to Maximum Cooling
 Intel Hyper-Threading set to Disabled
 Memory Patrol Scrubbing set to Disabled
 Last Level Cache (LLC) Prefetch set to Enabled
 Last Level Cache (LLC) Dead Line Allocation set to Disabled
 Enhanced Processor Performance Profile set to Aggressive
 Dead Block Predictor set to Enabled
 Workload Profile set to Custom
  Intel DMI Link Frequency set to Gen2 Speed
  Adjacent Sector Prefetch set to Disabled
  Minimum Processor Idle Power Package C-State set to No Package State

 Sysinfo program /home/cpu2017/bin/sysinfo
 Rev: r6622 of 2021-04-07 982a61ec0915b55891ef0e16acafc64d
 running on localhost.localdomain Tue Nov 29 20:23:59 2022

 SUT (System Under Test) info as seen by some common utilities.
 For more information on this section, see
    https://www.spec.org/cpu2017/Docs/config.html#sysinfo

 From /proc/cpuinfo
    model name : Intel(R) Xeon(R) Platinum 8480+
       2  "physical id"s (chips)
       112 "processors"
    cores, siblings (Caution: counting these is hw and system dependent. The following
    excerpts from /proc/cpuinfo might not be reliable.  Use with caution.)
       cpu cores : 56
       siblings  : 56
       physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
       25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52
       53 54 55
       physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
       25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52
       53 54 55
```

(Continued on next page)

Platform Notes (Continued)

```
 From lscpu from util-linux 2.37.4:
      Architecture:                    x86_64
      CPU op-mode(s):                  32-bit, 64-bit
      Address sizes:                   46 bits physical, 57 bits virtual
      Byte Order:                      Little Endian
      CPU(s):                          112
      On-line CPU(s) list:             0-111
      Vendor ID:                       GenuineIntel
      BIOS Vendor ID:                  Intel(R) Corporation
      Model name:                      Intel(R) Xeon(R) Platinum 8480+
      BIOS Model name:                 Intel(R) Xeon(R) Platinum 8480+
      CPU family:                      6
      Model:                           143
      Thread(s) per core:              1
      Core(s) per socket:              56
      Socket(s):                       2
      Stepping:                        6
      BogoMIPS:                        4000.00
      Flags:                           fpu vme de pse tsc msr pae mce cx8 apic sep mtrr
     pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx
     pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology
     nonstop_tsc cpuid aperfmperf tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx
     smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt
     tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault
     epb cat_l3 cat_l2 cdp_l3 invpcid_single cdp_l2 ssbd mba ibrs ibpb stibp
     ibrs_enhanced tpr_shadow vnmi flexpriority ept vpid ept_ad fsgsbase tsc_adjust bmi1
     avx2 smep bmi2 erms invpcid cqm rdt_a avx512f avx512dq rdseed adx smap avx512ifma
     clflushopt clwb intel_pt avx512cd sha_ni avx512bw avx512vl xsaveopt xsavec xgetbv1
     xsaves cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local split_lock_detect avx_vnni
     avx512_bf16 wbnoinvd dtherm ida arat pln pts avx512vbmi umip pku ospke waitpkg
     avx512_vbmi2 gfni vaes vpclmulqdq avx512_vnni avx512_bitalg tme avx512_vpopcntdq
     la57 rdpid bus_lock_detect cldemote movdiri movdir64b enqcmd fsrm md_clear serialize
     tsxldtrk pconfig arch_lbr avx512_fp16 amx_tile flush_l1d arch_capabilities
      Virtualization:                  VT-x
      L1d cache:                       5.3 MiB (112 instances)
      L1i cache:                       3.5 MiB (112 instances)
      L2 cache:                        224 MiB (112 instances)
      L3 cache:                        210 MiB (2 instances)
      NUMA node(s):                    2
      NUMA node0 CPU(s):               0-27,56-83
      NUMA node1 CPU(s):               28-55,84-111
      Vulnerability Itlb multihit:     Not affected
      Vulnerability L1tf:              Not affected
      Vulnerability Mds:               Not affected
      Vulnerability Meltdown:          Not affected
     Vulnerability Spec store bypass: Mitigation; Speculative Store Bypass disabled via
```

(Continued on next page)

Platform Notes (Continued)

```
      prctl
      Vulnerability Spectre v1:        Mitigation; usercopy/swapgs barriers and __user
      pointer sanitization
      Vulnerability Spectre v2:        Mitigation; Enhanced IBRS, IBPB conditional, RSB
      filling
      Vulnerability Srbds:             Not affected
      Vulnerability Tsx async abort:   Not affected

  From lscpu --cache:
       NAME ONE-SIZE ALL-SIZE WAYS TYPE        LEVEL   SETS PHY-LINE COHERENCY-SIZE
       L1d       48K     5.3M   12 Data            1     64        1             64
       L1i       32K     3.5M    8 Instruction     1     64        1             64
       L2         2M     224M   16 Unified         2   2048        1             64
       L3       105M     210M   15 Unified         3 114688        1             64

  /proc/cpuinfo cache data
     cache size : 107520 KB

  From numactl --hardware
  WARNING: a numactl 'node' might or might not correspond to a physical chip.
    available: 2 nodes (0-1)
    node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27
    56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83
    node 0 size: 515796 MB
    node 0 free: 514015 MB
    node 1 cpus: 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52
    53 54 55 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106
    107 108 109 110 111
    node 1 size: 516036 MB
    node 1 free: 514902 MB
    node distances:
    node   0   1
      0:  10  20
      1:  20  10

  From /proc/meminfo
     MemTotal:       1056597648 kB
     HugePages_Total:       0
     Hugepagesize:       2048 kB

  /sbin/tuned-adm active
      Current active profile: throughput-performance

  From /etc/*release* /etc/*version*
     os-release:
        NAME="Red Hat Enterprise Linux"
        VERSION="9.0 (Plow)"
```

(Continued on next page)

Platform Notes (Continued)

```
       ID="rhel"
       ID_LIKE="fedora"
       VERSION_ID="9.0"
       PLATFORM_ID="platform:el9"
       PRETTY_NAME="Red Hat Enterprise Linux 9.0 (Plow)"
       ANSI_COLOR="0;31"
   redhat-release: Red Hat Enterprise Linux release 9.0 (Plow)
   system-release: Red Hat Enterprise Linux release 9.0 (Plow)
   system-release-cpe: cpe:/o:redhat:enterprise_linux:9::baseos

uname -a:
   Linux localhost.localdomain 5.14.0-70.13.1.el9_0.x86_64 #1 SMP PREEMPT Thu Apr 14
   12:42:38 EDT 2022 x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-12207 (iTLB Multihit):                          Not affected
CVE-2018-3620 (L1 Terminal Fault):                       Not affected
Microarchitectural Data Sampling:                        Not affected
CVE-2017-5754 (Meltdown):                                Not affected
CVE-2018-3639 (Speculative Store Bypass):                Mitigation: Speculative Store
                                                         Bypass disabled via prctl
CVE-2017-5753 (Spectre variant 1):                       Mitigation: usercopy/swapgs
                                                         barriers and __user pointer
                                                         sanitization
CVE-2017-5715 (Spectre variant 2):                      Mitigation: Enhanced IBRS, IBPB:
                                                         conditional, RSB filling
CVE-2020-0543 (Special Register Buffer Data Sampling): Not affected
CVE-2019-11135 (TSX Asynchronous Abort):                 Not affected

run-level 3 Nov 29 20:22

SPEC is set to: /home/cpu2017
   Filesystem            Type  Size  Used Avail Use% Mounted on
   /dev/mapper/rhel-home xfs   372G  148G  224G  40% /home

From /sys/devices/virtual/dmi/id
    Vendor:         HPE
    Product:        ProLiant ML350 Gen11
    Product Family: ProLiant
    Serial:         CNX20800P4

Additional information from dmidecode 3.3 follows.  WARNING: Use caution when you
interpret this section. The 'dmidecode' program reads system data which is "intended to
allow hardware to be accurately determined", but the intent may not be met, as there are
frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
  Memory:
```

(Continued on next page)

Platform Notes (Continued)

```
     16x Samsung M321R8GA0BB0-CQKDG 64 GB 2 rank 4800

 BIOS:
    BIOS Vendor:       HPE
    BIOS Version:      1.20
    BIOS Date:         11/24/2022
    BIOS Revision:     1.20
    Firmware Revision: 1.20

 (End of data from sysinfo program)
```

Compiler Version Notes

```
==============================================================================
C               | 619.lbm_s(base, peak) 638.imagick_s(base, peak)
                | 644.nab_s(base, peak)
------------------------------------------------------------------------------
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
  Version 2022.1.0 Build 20220316
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C++, C, Fortran | 607.cactuBSSN_s(base, peak)
------------------------------------------------------------------------------
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
  Version 2022.1.0 Build 20220316
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
  Version 2022.1.0 Build 20220316
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.
Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version
  2022.1.0 Build 20220316
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
Fortran         | 603.bwaves_s(base, peak) 649.fotonik3d_s(base, peak)
                | 654.roms_s(base, peak)
------------------------------------------------------------------------------
Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version
  2022.1.0 Build 20220316
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
```

(Continued on next page)

Compiler Version Notes (Continued)

```
Fortran, C      | 621.wrf_s(base, peak) 627.cam4_s(base, peak)
                | 628.pop2_s(base, peak)
------------------------------------------------------------------------------
Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version
  2022.1.0 Build 20220316
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
  Version 2022.1.0 Build 20220316
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------
```

Base Compiler Invocation

C benchmarks:
icx

Fortran benchmarks:
ifx

Benchmarks using both Fortran and C:
ifx icx

Benchmarks using Fortran, C, and C++:
icpx icx ifx

Base Portability Flags

603.bwaves_s: -DSPEC_LP64
607.cactuBSSN_s: -DSPEC_LP64
619.lbm_s: -DSPEC_LP64
621.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAG
628.pop2_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
-assume byterecl
638.imagick_s: -DSPEC_LP64
644.nab_s: -DSPEC_LP64
649.fotonik3d_s: -DSPEC_LP64
654.roms_s: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
```
-m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math -flto
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -fiopenmp
-DSPEC_OPENMP -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

Fortran benchmarks:
```
-m64 -Wl,-z,muldefs -DSPEC_OPENMP -xCORE-AVX512 -Ofast -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -fiopenmp
-nostandard-realloc-lhs -align array32byte -auto
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

Benchmarks using both Fortran and C:
```
-m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math -flto
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -fiopenmp
-DSPEC_OPENMP -nostandard-realloc-lhs -align array32byte -auto
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

Benchmarks using Fortran, C, and C++:
```
-m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math -flto
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -fiopenmp
-DSPEC_OPENMP -nostandard-realloc-lhs -align array32byte -auto
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

Peak Compiler Invocation

C benchmarks:
```
icx
```

Fortran benchmarks:
```
ifx
```

Benchmarks using both Fortran and C:
```
ifx icx
```

Benchmarks using Fortran, C, and C++:
```
icpx icx ifx
```

Peak Portability Flags

```
Same as Base Portability Flags
```

Peak Optimization Flags

C benchmarks:

619.lbm_s: `basepeak = yes`

638.imagick_s: `basepeak = yes`

644.nab_s: `basepeak = yes`

Fortran benchmarks:

603.bwaves_s: `basepeak = yes`

649.fotonik3d_s: `basepeak = yes`

654.roms_s: `basepeak = yes`

Benchmarks using both Fortran and C:

621.wrf_s: `basepeak = yes`

627.cam4_s: `basepeak = yes`

628.pop2_s: `basepeak = yes`

Benchmarks using Fortran, C, and C++:

607.cactuBSSN_s: `basepeak = yes`

The flags files that were used to format this result can be browsed at
`http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-SPR-rev1.1.html`
`http://www.spec.org/cpu2017/flags/Intel-ic2022-official-linux64_revA.html`

You can also download the XML flags sources by saving the following links:
`http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-SPR-rev1.1.xml`
`http://www.spec.org/cpu2017/flags/Intel-ic2022-official-linux64_revA.xml`

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.8 on 2022-11-29 09:53:58-0500.
Report generated on 2023-01-10 18:58:36 by CPU2017 PS formatter v6442.
Originally published on 2023-01-10.