SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2023 Standard Performance Evaluation Corporation

Supermicro

SuperServer SYS-F511E2-RT
(X13SEFR-A , Intel Xeon Gold 6434)

SPECspeed®2017_fp_base = 104

SPECspeed®2017_fp_peak = 104

CPU2017 License: 001176
Test Sponsor: Supermicro
Tested by: Supermicro

Test Date: Nov-2022
Hardware Availability: Jan-2023
Software Availability: Jun-2022



Hardware

CPU Name: Intel Xeon Gold 6434
Max MHz: 4100
Nominal: 3700
Enabled: 8 cores, 1 chip
Orderable: 1 chip
Cache L1: 32 KB I + 48 KB D on chip per core
L2: 2 MB I+D on chip per core
L3: 22.5 MB I+D on chip per chip
Other: None
Memory: 256 GB (8 x 32 GB 2Rx8 PC5-4800B-R)
Storage: 1 x 240 GB SATA III SSD
Other: None

Software

OS: SUSE Linux Enterprise Server 15 SP4
Kernel 5.14.21-150400.22-default
Compiler: C/C++: Version 2022.1 of Intel oneAPI DPC++/C++ Compiler for Linux;
Fortran: Version 2022.1 of Intel Fortran Compiler for Linux;
Parallel: Yes
Firmware: Version 1.0a released Nov-2022
File System: xfs
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: 64-bit
Other: jemalloc memory allocator V5.0.1
Power Management: BIOS set to prefer performance at the cost of additional power usage.

Results Table

Benchmark	Base							Peak						
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
603.bwaves_s	8	179	329	179	329	**179**	**329**	8	**179**	**330**	179	329	179	330
607.cactuBSSN_s	8	142	118	**142**	**118**	141	118	8	142	118	**142**	**118**	141	118
619.lbm_s	8	59.4	88.2	60.6	86.5	**60.4**	**86.7**	8	59.4	88.2	60.6	86.5	**60.4**	**86.7**
621.wrf_s	8	**118**	**112**	118	112	118	112	8	**118**	**112**	118	112	118	112
627.cam4_s	8	189	46.9	**189**	**46.8**	189	46.8	8	**189**	**46.9**	189	46.9	189	46.9
628.pop2_s	8	151	78.9	151	78.5	**151**	**78.8**	8	151	78.9	151	78.5	**151**	**78.8**
638.imagick_s	8	**84.3**	**171**	84.0	172	84.3	171	8	**84.3**	**171**	84.0	172	84.3	171
644.nab_s	8	145	120	**145**	**120**	145	120	8	145	120	**145**	**120**	145	120
649.fotonik3d_s	8	151	60.5	**150**	**60.9**	149	61.4	8	151	60.5	**150**	**60.9**	149	61.4
654.roms_s	8	**181**	**86.9**	181	87.1	182	86.7	8	**181**	**86.9**	181	87.1	182	86.7

SPECspeed®2017_fp_base = 104

SPECspeed®2017_fp_peak = 104

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

```
Stack size set to unlimited using "ulimit -s unlimited"
```

Environment Variables Notes

```
Environment variables set by runcpu before the start of the run:
KMP_AFFINITY = "granularity=fine,compact"
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"
MALLOC_CONF = "retain:true"
OMP_STACKSIZE = "192M"
```

General Notes

```
Binaries compiled on a system with 2x Intel Xeon Platinum 8280M CPU + 384GB RAM
memory using Redhat Enterprise Linux 8.0
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3>       /proc/sys/vm/drop_caches

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)
is mitigated in the system as tested and documented.
jemalloc, a general purpose malloc implementation
```

(Continued on next page)

General Notes (Continued)

```
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5
sources available from jemalloc.net or https://github.com/jemalloc/jemalloc/releases
```

Platform Notes

```
BIOS Settings:
Power Technology = Custom
Power Performance Tuning = BIOS Controls EPB
ENERGY_PERF_BIAS_CFG mode = Performance
DCU Streamer Prefetcher = Disable
Hyper-Threading [ALL] = Disable
LLC Dead Line Alloc = Disable
KTI Prefetch = Enable
Stale AtoS = Disable
Patrol Scrub = Disable

 Sysinfo program /home/cpu2017/bin/sysinfo
 Rev: r6622 of 2021-04-07 982a61ec0915b55891ef0e16acafc64d
 running on 135-180-132 Mon Nov 28 14:53:13 2022

 SUT (System Under Test) info as seen by some common utilities.
 For more information on this section, see
    https://www.spec.org/cpu2017/Docs/config.html#sysinfo

 From /proc/cpuinfo
    model name : Intel(R) Xeon(R) Gold 6434
       1  "physical id"s (chips)
       8 "processors"
    cores, siblings (Caution: counting these is hw and system dependent. The following
    excerpts from /proc/cpuinfo might not be reliable.  Use with caution.)
       cpu cores : 8
       siblings  : 8
       physical 0: cores 0 1 2 3 4 5 6 7

 From lscpu from util-linux 2.37.2:
      Architecture:                    x86_64
      CPU op-mode(s):                  32-bit, 64-bit
      Address sizes:                   46 bits physical, 57 bits virtual
      Byte Order:                      Little Endian
      CPU(s):                          8
      On-line CPU(s) list:             0-7
      Vendor ID:                       GenuineIntel
      Model name:                      Intel(R) Xeon(R) Gold 6434
      CPU family:                      6
      Model:                           143
      Thread(s) per core:              1
```

(Continued on next page)

Platform Notes (Continued)

```
      Core(s) per socket:                  8
      Socket(s):                           1
      Stepping:                            7
      Frequency boost:                     enabled
      CPU max MHz:                         3701.0000
      CPU min MHz:                         800.0000
      BogoMIPS:                            7400.00
      Flags:                               fpu vme de pse tsc msr pae mce cx8 apic sep mtrr
      pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx
      pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology
      nonstop_tsc cpuid aperfmperf tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx
      smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt
      tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault
      epb cat_l3 cat_l2 cdp_l3 invpcid_single cdp_l2 ssbd mba ibrs ibpb stibp
      ibrs_enhanced tpr_shadow vnmi flexpriority ept vpid ept_ad fsgsbase tsc_adjust bmi1
      hle avx2 smep bmi2 erms invpcid rtm cqm rdt_a avx512f avx512dq rdseed adx smap
      avx512ifma clflushopt clwb intel_pt avx512cd sha_ni avx512bw avx512vl xsaveopt
      xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local
      split_lock_detect avx_vnni avx512_bf16 wbnoinvd dtherm ida arat pln pts avx512vbmi
      umip pku ospke waitpkg avx512_vbmi2 gfni vaes vpclmulqdq avx512_vnni avx512_bitalg
      tme avx512_vpopcntdq la57 rdpid bus_lock_detect cldemote movdiri movdir64b enqcmd
      fsrm md_clear serialize tsxldtrk pconfig arch_lbr avx512_fp16 amx_tile flush_l1d
      arch_capabilities
      Virtualization:                      VT-x
      L1d cache:                           384 KiB (8 instances)
      L1i cache:                           256 KiB (8 instances)
      L2 cache:                            16 MiB (8 instances)
      L3 cache:                            22.5 MiB (1 instance)
      NUMA node(s):                        1
      NUMA node0 CPU(s):                   0-7
      Vulnerability Itlb multihit:         Not affected
      Vulnerability L1tf:                  Not affected
      Vulnerability Mds:                   Not affected
      Vulnerability Meltdown:              Not affected
      Vulnerability Spec store bypass: Mitigation; Speculative Store Bypass disabled via
      prctl and seccomp
      Vulnerability Spectre v1:            Mitigation; usercopy/swapgs barriers and __user
      pointer sanitization
      Vulnerability Spectre v2:            Mitigation; Enhanced IBRS, IBPB conditional, RSB
      filling
      Vulnerability Srbds:                 Not affected
      Vulnerability Tsx async abort:       Not affected

 From lscpu --cache:
      NAME ONE-SIZE ALL-SIZE WAYS TYPE        LEVEL  SETS PHY-LINE COHERENCY-SIZE
      L1d       48K     384K   12 Data            1    64        1             64
      L1i       32K     256K    8 Instruction     1    64        1             64
```

(Continued on next page)

Platform Notes (Continued)

```
      L2          2M       16M   16 Unified          2  2048        1              64
      L3       22.5M    22.5M   15 Unified          3 24576        1              64

  /proc/cpuinfo cache data
     cache size : 23040 KB

  From numactl --hardware
  WARNING: a numactl 'node' might or might not correspond to a physical chip.
    available: 1 nodes (0)
    node 0 cpus: 0 1 2 3 4 5 6 7
    node 0 size: 257445 MB
    node 0 free: 250252 MB
    node distances:
    node   0
      0:  10

  From /proc/meminfo
     MemTotal:       263624528 kB
     HugePages_Total:       0
     Hugepagesize:       2048 kB

  /sys/devices/system/cpu/cpu*/cpufreq/scaling_governor has
     ondemand

  From /etc/*release* /etc/*version*
     os-release:
        NAME="SLES"
        VERSION="15-SP4"
        VERSION_ID="15.4"
        PRETTY_NAME="SUSE Linux Enterprise Server 15 SP4"
        ID="sles"
        ID_LIKE="suse"
        ANSI_COLOR="0;32"
        CPE_NAME="cpe:/o:suse:sles:15:sp4"

  uname -a:
     Linux 135-180-132 5.14.21-150400.22-default #1 SMP PREEMPT_DYNAMIC Wed May 11 06:57:18
     UTC 2022 (49db222) x86_64 x86_64 x86_64 GNU/Linux

  Kernel self-reported vulnerability status:

  CVE-2018-12207 (iTLB Multihit):                    Not affected
  CVE-2018-3620 (L1 Terminal Fault):                 Not affected
  Microarchitectural Data Sampling:                  Not affected
  CVE-2017-5754 (Meltdown):                          Not affected
  CVE-2018-3639 (Speculative Store Bypass):          Mitigation: Speculative Store
                                                     Bypass disabled via prctl and
```

(Continued on next page)

Platform Notes (Continued)

```
                                                      seccomp
 CVE-2017-5753 (Spectre variant 1):                   Mitigation: usercopy/swapgs
                                                      barriers and __user pointer
                                                      sanitization
 CVE-2017-5715 (Spectre variant 2):                   Mitigation: Enhanced IBRS, IBPB:
                                                      conditional, RSB filling
 CVE-2020-0543 (Special Register Buffer Data Sampling): Not affected
 CVE-2019-11135 (TSX Asynchronous Abort):             Not affected

 run-level 3 Nov 28 11:17

 SPEC is set to: /home/cpu2017
    Filesystem     Type  Size  Used Avail Use% Mounted on
    /dev/nvme0n1p2 xfs   117G   21G   97G  18% /

 From /sys/devices/virtual/dmi/id
     Vendor:         Supermicro
     Product:        Super Server
     Product Family: Family
     Serial:         0123456789

 Additional information from dmidecode 3.2 follows.  WARNING: Use caution when you
 interpret this section. The 'dmidecode' program reads system data which is "intended to
 allow hardware to be accurately determined", but the intent may not be met, as there are
 frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
   Memory:
     8x Samsung M321R4GA3BB6-CQKEG 32 GB 2 rank 4800

 BIOS:
    BIOS Vendor:       American Megatrends International, LLC.
    BIOS Version:      1.0a
    BIOS Date:         11/24/2022
    BIOS Revision:     5.29

 (End of data from sysinfo program)
```

Compiler Version Notes

```
==============================================================================
C               | 619.lbm_s(base, peak) 638.imagick_s(base, peak)
                | 644.nab_s(base, peak)
------------------------------------------------------------------------------
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
  Version 2022.1.0 Build 20220316
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------
```

(Continued on next page)

Compiler Version Notes (Continued)

```
==============================================================================
C++, C, Fortran | 607.cactuBSSN_s(base, peak)
------------------------------------------------------------------------------
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
  Version 2022.1.0 Build 20220316
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
  Version 2022.1.0 Build 20220316
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.
Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version
  2022.1.0 Build 20220316
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
Fortran         | 603.bwaves_s(base, peak) 649.fotonik3d_s(base, peak)
                | 654.roms_s(base, peak)
------------------------------------------------------------------------------
Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version
  2022.1.0 Build 20220316
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
Fortran, C      | 621.wrf_s(base, peak) 627.cam4_s(base, peak)
                | 628.pop2_s(base, peak)
------------------------------------------------------------------------------
Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version
  2022.1.0 Build 20220316
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
  Version 2022.1.0 Build 20220316
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------
```

Base Compiler Invocation

C benchmarks:
icx

Fortran benchmarks:
ifx

Benchmarks using both Fortran and C:
ifx icx

(Continued on next page)

Base Compiler Invocation (Continued)

Benchmarks using Fortran, C, and C++:
icpx icx ifx

Base Portability Flags

603.bwaves_s: -DSPEC_LP64
607.cactuBSSN_s: -DSPEC_LP64
619.lbm_s: -DSPEC_LP64
621.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAG
628.pop2_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
-assume byterecl
638.imagick_s: -DSPEC_LP64
644.nab_s: -DSPEC_LP64
649.fotonik3d_s: -DSPEC_LP64
654.roms_s: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math -flto
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -fiopenmp
-DSPEC_OPENMP -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

Fortran benchmarks:
-m64 -Wl,-z,muldefs -DSPEC_OPENMP -xCORE-AVX512 -Ofast -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -fiopenmp
-nostandard-realloc-lhs -align array32byte -auto
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

Benchmarks using both Fortran and C:
-m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math -flto
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -fiopenmp
-DSPEC_OPENMP -nostandard-realloc-lhs -align array32byte -auto
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

Benchmarks using Fortran, C, and C++:
-m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math -flto
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -fiopenmp
-DSPEC_OPENMP -nostandard-realloc-lhs -align array32byte -auto

(Continued on next page)

Base Optimization Flags (Continued)

Benchmarks using Fortran, C, and C++ (continued):
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

Peak Compiler Invocation

C benchmarks:
icx

Fortran benchmarks:
ifx

Benchmarks using both Fortran and C:
ifx icx

Benchmarks using Fortran, C, and C++:
icpx icx ifx

Peak Portability Flags

Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:

619.lbm_s: basepeak = yes

638.imagick_s: basepeak = yes

644.nab_s: basepeak = yes

Fortran benchmarks:

603.bwaves_s: -m64 -Wl,-z,muldefs -DSPEC_OPENMP -xCORE-AVX512 -Ofast
-ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -fiopenmp -nostandard-realloc-lhs
-align array32byte -auto -L/usr/local/jemalloc64-5.0.1/lib
-ljemalloc

(Continued on next page)

Peak Optimization Flags (Continued)

649.fotonik3d_s: `basepeak = yes`

654.roms_s: `basepeak = yes`

Benchmarks using both Fortran and C:

621.wrf_s: `basepeak = yes`

627.cam4_s: `-m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math -flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -fiopenmp -DSPEC_OPENMP -nostandard-realloc-lhs -align array32byte -auto -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc`

628.pop2_s: `basepeak = yes`

Benchmarks using Fortran, C, and C++:

607.cactuBSSN_s: `basepeak = yes`

The flags files that were used to format this result can be browsed at
`http://www.spec.org/cpu2017/flags/Intel-ic2022-official-linux64_revA.html`
`http://www.spec.org/cpu2017/flags/Supermicro-Platform-Settings-V1.2-SPR-revC.html`

You can also download the XML flags sources by saving the following links:
`http://www.spec.org/cpu2017/flags/Intel-ic2022-official-linux64_revA.xml`
`http://www.spec.org/cpu2017/flags/Supermicro-Platform-Settings-V1.2-SPR-revC.xml`

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.8 on 2022-11-28 01:53:13-0500.
Report generated on 2023-01-10 19:00:25 by CPU2017 PS formatter v6442.
Originally published on 2023-01-10.