



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6507P 3.5 GHz processor)

SPECrate®2017_int_base = 209

SPECrate®2017_int_peak = 216

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024



Hardware

CPU Name: Intel Xeon 6507P
Max MHz: 4300
Nominal: 3500
Enabled: 16 cores, 2 chips, 2 threads/core
Orderable: 1,2 Chips
Cache L1: 64 KB I + 48 KB D on chip per core
L2: 2 MB I+D on chip per core
L3: 48 MB I+D on chip per chip
Other: None
Memory: 1 TB (16 x 64 GB 2Rx4 PC5-6400B-R)
Storage: 1 x 445 GB SATA SSD
Other: CPU Cooling: Air

Software

OS: SUSE Linux Enterprise Server 15 SP6
6.4.0-150600.21-default
Compiler: C/C++: Version 2024.1 of Intel oneAPI DPC++/C++ Compiler for Linux;
Fortran: Version 2024.1 of Intel Fortran Compiler for Linux;
Parallel: No
Firmware: Version 4.3.6b released Apr-2025
File System: xfs
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: 32/64-bit
Other: jemalloc memory allocator V5.0.1
Power Management: BIOS and OS set to prefer performance at the cost of additional power usage



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6507P 3.5 GHz processor)

SPECrate®2017_int_base = 209

SPECrate®2017_int_peak = 216

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
500.perlbench_r	32	316	161	317	161	<u>317</u>	<u>161</u>	32	298	171	<u>298</u>	<u>171</u>	297	171
502.gcc_r	32	258	176	263	172	<u>260</u>	<u>174</u>	32	<u>211</u>	<u>215</u>	213	213	210	215
505.mcf_r	32	154	336	<u>154</u>	<u>336</u>	153	338	32	154	336	<u>154</u>	<u>336</u>	153	338
520.omnetpp_r	32	341	123	343	123	<u>341</u>	<u>123</u>	32	341	123	343	123	<u>341</u>	<u>123</u>
523.xalancbmk_r	32	120	281	121	280	<u>120</u>	<u>281</u>	32	120	281	121	280	<u>120</u>	<u>281</u>
525.x264_r	32	122	461	122	460	<u>122</u>	<u>461</u>	32	117	480	<u>117</u>	<u>480</u>	116	481
531.deepsjeng_r	32	<u>214</u>	<u>171</u>	214	171	214	171	32	<u>214</u>	<u>171</u>	214	171	214	171
541.leela_r	32	355	149	355	149	<u>355</u>	<u>149</u>	32	355	149	355	149	<u>355</u>	<u>149</u>
548.exchange2_r	32	178	472	179	469	<u>178</u>	<u>472</u>	32	178	472	179	469	<u>178</u>	<u>472</u>
557.xz_r	32	395	87.5	<u>395</u>	<u>87.4</u>	396	87.4	32	395	87.5	<u>395</u>	<u>87.4</u>	396	87.4

SPECrate®2017_int_base = 209

SPECrate®2017_int_peak = 216

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Environment Variables Notes

Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/lib/ia32:/home/cpu2017/je5.0.1-32"
MALLOC_CONF = "retain:true"

General Notes

Binaries compiled on a system with 2x Intel Xeon Platinum 8280M CPU + 384GB RAM
memory using Red Hat Enterprise Linux 8.4
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3> /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6507P 3.5 GHz processor)

SPECrate®2017_int_base = 209

SPECrate®2017_int_peak = 216

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024

General Notes (Continued)

jemalloc, a general purpose malloc implementation
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5
sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>

Platform Notes

BIOS settings:
Hardware prefetcher set to Enabled
Adjacent cache line prefetcher set to Disabled
Patrol scrub set to Disabled
XPT prefetch set to Disabled
LLC prefetch set to Enabled
Enhanced CPU performance set to Auto

Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6732 of 2022-11-07 fe91c89b7ed5c36ae2c92cc097bec197
running on c240m8-spec1 Tue Oct 7 02:49:26 2025

SUT (System Under Test) info as seen by some common utilities.

Table of contents

1. uname -a
2. w
3. Username
4. ulimit -a
5. sysinfo process ancestry
6. /proc/cpuinfo
7. lscpu
8. numactl --hardware
9. /proc/meminfo
10. who -r
11. Systemd service manager version: systemd 254 (254.10+suse.84.ge8d77af424)
12. Services, from systemctl list-unit-files
13. Linux kernel boot-time arguments, from /proc/cmdline
14. cpupower frequency-info
15. tuned-adm active
16. sysctl
17. /sys/kernel/mm/transparent_hugepage
18. /sys/kernel/mm/transparent_hugepage/khugepaged
19. OS release
20. Disk information
21. /sys/devices/virtual/dmi/id
22. dmidecode
23. BIOS

1. uname -a
Linux c240m8-spec1 6.4.0-150600.21-default #1 SMP PREEMPT_DYNAMIC Thu May 16 11:09:22 UTC 2024 (36c1e09)
x86_64 x86_64 x86_64 GNU/Linux

2. w
02:49:26 up 1:05, 1 user, load average: 0.08, 0.02, 0.01
USER TTY FROM LOGIN@ IDLE JCPU PCPU WHAT
root pts/0 10.29.148.129 02:46 1.00s 0.73s 0.00s -bash

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6507P 3.5 GHz processor)

SPECrate®2017_int_base = 209

SPECrate®2017_int_peak = 216

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024

Platform Notes (Continued)

3. Username

From environment variable \$USER: root

4. ulimit -a

```
core file size          (blocks, -c) unlimited
data seg size           (kbytes, -d) unlimited
scheduling priority     (-e) 0
file size               (blocks, -f) unlimited
pending signals         (-i) 4125149
max locked memory       (kbytes, -l) 8192
max memory size         (kbytes, -m) unlimited
open files              (-n) 1024
pipe size               (512 bytes, -p) 8
POSIX message queues    (bytes, -q) 819200
real-time priority      (-r) 0
stack size              (kbytes, -s) unlimited
cpu time                (seconds, -t) unlimited
max user processes      (-u) 4125149
virtual memory          (kbytes, -v) unlimited
file locks              (-x) unlimited
```

5. sysinfo process ancestry

```
/usr/lib/systemd/systemd --switched-root --system --deserialize=42
sshd: /usr/sbin/sshd -D [listener] 0 of 10-100 startups
sshd: root [priv]
sshd: root@pts/0
-bash
-bash
runcpu --nobuild --action validate --define default-platform-flags --define numcopies=32 -c
ic2024.1-lin-sapphirerapids-rate-20240308.cfg --define smt-on --define cores=16 --define physicalfirst
--define invoke_with_interleave --define drop_caches --tune base,peak -n 3 -o all intrate
runcpu --nobuild --action validate --define default-platform-flags --define numcopies=32 --configfile
ic2024.1-lin-sapphirerapids-rate-20240308.cfg --define smt-on --define cores=16 --define physicalfirst
--define invoke_with_interleave --define drop_caches --tune base,peak --iterations 3 --output_format all
--nopower --runmode rate --tune base:peak --size refrate intrate --nopreenv --note-preenv --logfile
$SPEC/tmp/CPU2017.466/templots/preenv.intrate.466.0.log --lognum 466.0 --from_runcpu 2
specperl $SPEC/bin/sysinfo
$SPEC = /home/cpu2017
```

6. /proc/cpuinfo

```
model name      : Intel(R) Xeon(R) 6507P
vendor_id       : GenuineIntel
cpu family      : 6
model           : 173
stepping        : 1
microcode       : 0x1000380
bugs            : spectre_v1 spectre_v2 spec_store_bypass swaps bhi
cpu cores       : 8
siblings        : 16
2 physical ids (chips)
32 processors (hardware threads)
physical id 0:  core ids 0-7
physical id 1:  core ids 0-7
physical id 0:  apicids 0-15
physical id 1:  apicids 128-143
```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6507P 3.5 GHz processor)

SPECrate®2017_int_base = 209

SPECrate®2017_int_peak = 216

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024

Platform Notes (Continued)

Caution: /proc/cpuinfo data regarding chips, cores, and threads is not necessarily reliable, especially for virtualized systems. Use the above data carefully.

7. lscpu

From lscpu from util-linux 2.39.3:

Architecture:	x86_64
CPU op-mode(s):	32-bit, 64-bit
Address sizes:	46 bits physical, 57 bits virtual
Byte Order:	Little Endian
CPU(s):	32
On-line CPU(s) list:	0-31
Vendor ID:	GenuineIntel
BIOS Vendor ID:	Intel(R) Corporation
Model name:	Intel(R) Xeon(R) 6507P
BIOS Model name:	Intel(R) Xeon(R) 6507P CPU @ 3.5GHz
BIOS CPU family:	179
CPU family:	6
Model:	173
Thread(s) per core:	2
Core(s) per socket:	8
Socket(s):	2
Stepping:	1
CPU(s) scaling MHz:	40%
CPU max MHz:	4300.0000
CPU min MHz:	800.0000
BogoMIPS:	7000.00
Flags:	fpu_vme_de_pse_tsc_msr_pae_mce_cx8_apic_sep_mtrr_pge_mca_cmov_pat pse36_clflush_dts_acpi_mmx_fxsr_sse_sse2_ss_ht_tm_pbe_syscall_nx pdpe1gb_rdtscp_lm_constant_tsc_art_arch_perfmon_pebs_bts_rep_good nopl_xtopology_nonstop_tsc_cpuid_aperfmpperf_tsc_known_freq_pni pclmulqdq_dtes64_ds_cpl_smx_est_tm2_ssse3_sdbg_fma_cx16_xtpr_pdcn pcid_dca_sse4_1_sse4_2_x2apic_movbe_popcnt_tsc_deadline_timer_aes xsave_avx_f16c_rdrand_lahf_lm_abm_3dnowprefetch_cpuid_fault_epb cat_l3_cat_l2_cdp_l3_intel_ppin_cdp_l2_ssbd_mba_ibrs_ibpb_stibp ibrs_enhanced_fsgsbase_tsc_adjust_bmi1_hle_avx2_smep_bmi2_erms invpcid_rtm_cqm_rdt_a_avx512f_avx512dq_rdseed_adx_smap_avx512ifma clflushopt_clwb_intel_pt_avx512cd_sha_ni_avx512bw_avx512vl_xsaveopt xsavec_xgetbv1_xsaves_cqm_llc_cqm_occup_llc_cqm_mbm_total cqm_mbm_local_split_lock_detect_user_shstk_avx_vnni_avx512_bf16 wbnoinvd_dtherm_ida_arat_pln_pts_hwp_hwp_act_window_hwp_epp hwp_pkg_req_avx512vbmi_umip_pku_ospke_waitpkg_avx512_vbmi2_gfni_vaes vpclmulqdq_avx512_vnni_avx512_bitalg_tme_avx512_vpopcntdq_la57_rdpid bus_lock_detect_cldemote_movdiri_movdir64b_enqcmd_fsrmd_clear serialize_tsxldtrk_pconfig_arch_lbr_ibt_amx_bf16_avx512_fp16_amx_tile amx_int8_flush_l1d_arch_capabilities
L1d cache:	768 KiB (16 instances)
L1i cache:	1 MiB (16 instances)
L2 cache:	32 MiB (16 instances)
L3 cache:	96 MiB (2 instances)
NUMA node(s):	2
NUMA node0 CPU(s):	0-7,16-23
NUMA node1 CPU(s):	8-15,24-31
Vulnerability Gather data sampling:	Not affected
Vulnerability Itlb multihit:	Not affected
Vulnerability L1tf:	Not affected
Vulnerability Mds:	Not affected
Vulnerability Meltdown:	Not affected
Vulnerability Mmio stale data:	Not affected

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6507P 3.5 GHz processor)

SPECrate®2017_int_base = 209

SPECrate®2017_int_peak = 216

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024

Platform Notes (Continued)

Vulnerability Reg file data sampling: Not affected
Vulnerability Retbleed: Not affected
Vulnerability Spec rstack overflow: Not affected
Vulnerability Spec store bypass: Mitigation; Speculative Store Bypass disabled via prctl
Vulnerability Spectre v1: Mitigation; usercopy/swapgs barriers and __user pointer sanitization
Vulnerability Spectre v2: Mitigation; Enhanced / Automatic IBRS; IBPB conditional; RSB filling; PBRSE-eIBRS Not affected; BHI BHI_DIS_S
Vulnerability Srbds: Not affected
Vulnerability Tsx async abort: Not affected

From lscpu --cache:

NAME	ONE-SIZE	ALL-SIZE	WAYS	TYPE	LEVEL	SETS	PHY-LINE	COHERENCY-SIZE
L1d	48K	768K	12	Data	1	64	1	64
L1i	64K	1M	16	Instruction	1	64	1	64
L2	2M	32M	16	Unified	2	2048	1	64
L3	48M	96M	16	Unified	3	49152	1	64

8. numactl --hardware

NOTE: a numactl 'node' might or might not correspond to a physical chip.

available: 2 nodes (0-1)
node 0 cpus: 0-7,16-23
node 0 size: 515234 MB
node 0 free: 514258 MB
node 1 cpus: 8-15,24-31
node 1 size: 516079 MB
node 1 free: 515242 MB
node distances:
node 0 1
0: 10 21
1: 21 10

9. /proc/meminfo

MemTotal: 1056065332 kB

10. who -r

run-level 3 Oct 7 01:44

11. Systemd service manager version: systemd 254 (254.10+suse.84.ge8d77af424)

Default Target	Status
multi-user	running

12. Services, from systemctl list-unit-files

STATE	UNIT FILES
enabled	YaST2-Firstboot YaST2-Second-Stage apparmor auditd cron display-manager getty@ irqbalance issue-generator kbdsettings klog lvm2-monitor nscd postfix purge-kernels rollback rsyslog sep5 smartd sshd systemd-pstore wicked wickedd-auto4 wickedd-dhcp4 wickedd-dhcp6 wickedd-nanny
enabled-runtime	systemd-remount-fs
disabled	autofs autoyast-initscripts blk-availability boot-sysctl ca-certificates chrony-wait chronyd console-getty cups cups-browsed debug-shell ebttables exchange-bmc-os-info firewallld fsidd gpm grub2-once haveged ipmi ipmievd issue-add-ssh-keys kexec-load lunmask man-db-create multipathd nfs nfs-blkmap rpcbind rpmconfigcheck rsyncd serial-getty@ smartd_generate_opts snmpd snmptrapd systemd-boot-check-no-failures systemd-confext systemd-network-generator systemd-sysextd systemd-time-wait-sync systemd-timesyncd tuned udisks2 vncserver@

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6507P 3.5 GHz processor)

SPECrate®2017_int_base = 209

SPECrate®2017_int_peak = 216

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024

Platform Notes (Continued)

indirect systemd-userdbd wickedd

13. Linux kernel boot-time arguments, from /proc/cmdline

```
BOOT_IMAGE=/boot/vmlinuz-6.4.0-150600.21-default
root=UUID=52f44b73-418f-485e-abb1-6b40f358d6a0
splash=silent
mitigations=auto
quiet
security=apparmor
```

14. cpupower frequency-info

```
analyzing CPU 6:
  current policy: frequency should be within 800 MHz and 4.30 GHz.
                  The governor "performance" may decide which speed to use
                  within this range.

  boost state support:
    Supported: yes
    Active: yes
```

15. tuned-adm active

Current active profile: latency-performance

16. sysctl

```
kernel.numa_balancing      1
kernel.randomize_va_space  2
vm.compaction_proactiveness 20
vm.dirty_background_bytes   0
vm.dirty_background_ratio   3
vm.dirty_bytes              0
vm.dirty_expire_centisecs   3000
vm.dirty_ratio              20
vm.dirty_writeback_centisecs 500
vm.dirtytime_expire_seconds 43200
vm.extfrag_threshold        500
vm.min_unmapped_ratio       1
vm.nr_hugepages              0
vm.nr_hugepages_mempolicy    0
vm.nr_overcommit_hugepages   0
vm.swappiness                10
vm.watermark_boost_factor    15000
vm.watermark_scale_factor    10
vm.zone_reclaim_mode         0
```

17. /sys/kernel/mm/transparent_hugepage

```
defrag      always defer defer+madvice [madvice] never
enabled     [always] madvice never
hpage_pmd_size 2097152
shmem_enabled always within_size advise [never] deny force
```

18. /sys/kernel/mm/transparent_hugepage/khugepaged

```
alloc_sleep_millisecs 60000
defrag                1
max_ptes_none         511
max_ptes_shared       256
```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6507P 3.5 GHz processor)

SPECrate®2017_int_base = 209

SPECrate®2017_int_peak = 216

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024

Platform Notes (Continued)

max_ptes_swap 64
pages_to_scan 4096
scan_sleep_millisecs 10000

19. OS release

From /etc/*-release /etc/*-version
os-release SUSE Linux Enterprise Server 15 SP6

20. Disk information

SPEC is set to: /home/cpu2017
Filesystem Type Size Used Avail Use% Mounted on
/dev/sda2 xfs 445G 57G 389G 13% /

21. /sys/devices/virtual/dmi/id

Vendor: Cisco Systems Inc
Product: UCSC-C240-M8SX
Serial: WZP28449MSW

22. dmidecode

Additional information from dmidecode 3.4 follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:
2x 0xCE00 M321R8GA0PB2-CCPEC 64 GB 2 rank 6400
7x 0xCE00 M321R8GA0PB2-CCPKC 64 GB 2 rank 6400
7x 0xCE00 M321R8GA0PB2-CCPPC 64 GB 2 rank 6400

23. BIOS

(This section combines info from /sys/devices and dmidecode.)
BIOS Vendor: Cisco Systems, Inc.
BIOS Version: C240M8.4.3.6b.0.0430251037
BIOS Date: 04/30/2025
BIOS Revision: 5.35

Compiler Version Notes

C | 502.gcc_r(peak)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on IA-32, Version 2024.1.0 Build 20240308
Copyright (C) 1985-2024 Intel Corporation. All rights reserved.

C | 500.perlbench_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak) 525.x264_r(base, peak)
| 557.xz_r(base, peak)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2024.1.0 Build 20240308
Copyright (C) 1985-2024 Intel Corporation. All rights reserved.

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6507P 3.5 GHz processor)

SPECrate®2017_int_base = 209

SPECrate®2017_int_peak = 216

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024

Compiler Version Notes (Continued)

C | 502.gcc_r(peak)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on IA-32, Version 2024.1.0 Build 20240308
Copyright (C) 1985-2024 Intel Corporation. All rights reserved.

C | 500.perlbench_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak) 525.x264_r(base, peak)
| 557.xz_r(base, peak)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2024.1.0 Build 20240308
Copyright (C) 1985-2024 Intel Corporation. All rights reserved.

C++ | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base, peak) 531.deepsjeng_r(base, peak)
| 541.leela_r(base, peak)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2024.1.0 Build 20240308
Copyright (C) 1985-2024 Intel Corporation. All rights reserved.

Fortran | 548.exchange2_r(base, peak)

Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version 2024.1.0 Build 20240308
Copyright (C) 1985-2024 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifx

Base Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -DSPEC_LP64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6507P 3.5 GHz processor)

SPECrate®2017_int_base = 209

SPECrate®2017_int_peak = 216

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024

Base Portability Flags (Continued)

541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64

Base Optimization Flags

C benchmarks:

-w -std=c11 -m64 -Wl,-z,muldefs -xsapphirerapids -O3 -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-L/opt/intel/oneapi/compiler/2024.1/lib -lqkmalloc

C++ benchmarks:

-w -std=c++14 -m64 -Wl,-z,muldefs -xsapphirerapids -O3 -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-L/opt/intel/oneapi/compiler/2024.1/lib -lqkmalloc

Fortran benchmarks:

-w -m64 -Wl,-z,muldefs -xsapphirerapids -O3 -ffast-math -flto
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-nostandard-realloc-lhs -align array32byte -auto
-L/opt/intel/oneapi/compiler/2024.1/lib -lqkmalloc

Peak Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifx

Peak Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -D_FILE_OFFSET_BITS=64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6507P 3.5 GHz processor)

SPECrate®2017_int_base = 209

SPECrate®2017_int_peak = 216

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024

Peak Portability Flags (Continued)

523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX

525.x264_r: -DSPEC_LP64

531.deepsjeng_r: -DSPEC_LP64

541.leela_r: -DSPEC_LP64

548.exchange2_r: -DSPEC_LP64

557.xz_r: -DSPEC_LP64

Peak Optimization Flags

C benchmarks:

500.perlbench_r: -w -std=c11 -m64 -Wl,-z,muldefs
-fprofile-generate(pass 1)
-fprofile-use=default.profddata(pass 2) -xCORE-AVX2(pass 1)
-flto -Ofast -xCORE-AVX512 -ffast-math -mfpmath=sse
-funroll-loops -qopt-mem-layout-trans=4
-fno-strict-overflow
-L/opt/intel/oneapi/compiler/2024.1/lib -lqkmallo

502.gcc_r: -m32 -L/opt/intel/oneapi/compiler/2024.1/lib32 -std=gnu89
-Wl,-z,muldefs -fprofile-generate(pass 1)
-fprofile-use=default.profddata(pass 2) -xCORE-AVX2(pass 1)
-flto -Ofast -xCORE-AVX512 -ffast-math -mfpmath=sse
-funroll-loops -qopt-mem-layout-trans=4
-L/usr/local/jemalloc32-5.0.1/lib -ljemalloc

505.mcf_r: basepeak = yes

525.x264_r: -w -std=c11 -m64 -Wl,-z,muldefs -xsapphirerapids -Ofast
-ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -fno-alias
-L/opt/intel/oneapi/compiler/2024.1/lib -lqkmallo

557.xz_r: basepeak = yes

C++ benchmarks:

520.omnetpp_r: basepeak = yes

523.xalancbmk_r: basepeak = yes

531.deepsjeng_r: basepeak = yes

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6507P 3.5 GHz processor)

SPECrate®2017_int_base = 209

SPECrate®2017_int_peak = 216

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024

Peak Optimization Flags (Continued)

541.leela_r: basepeak = yes

Fortran benchmarks:

548.exchange2_r: basepeak = yes

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic2024-official-linux64.2025-06-17.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.3-GNR-revP.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic2024-official-linux64.2025-06-17.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.3-GNR-revP.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.9 on 2025-10-07 05:49:26-0400.

Report generated on 2025-11-19 10:38:15 by CPU2017 PDF formatter v6716.

Originally published on 2025-11-18.