



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6781P 2.0 GHz processor)

SPECrate®2017_int_base = 731

SPECrate®2017_int_peak = Not Run

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Jun-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024



Hardware

CPU Name: Intel Xeon 6781P
Max MHz: 3800
Nominal: 2000
Enabled: 80 cores, 1 chip, 2 threads/core
Orderable: 1 Chip
Cache L1: 64 KB I + 48 KB D on chip per core
L2: 2 MB I+D on chip per core
L3: 336 MB I+D on chip per chip
Other: None
Memory: 512 GB (8 x 64 GB 2Rx4 PC5-6400B-R)
Storage: 1 x 224 GB SATA SSD
Other: CPU Cooling: Air

Software

OS: SUSE Linux Enterprise Server 15 SP6
6.4.0-150600.21-default
Compiler: C/C++: Version 2024.1 of Intel oneAPI DPC++/C++ Compiler for Linux;
Fortran: Version 2024.1 of Intel Fortran Compiler for Linux;
Parallel: No
Firmware: Version 4.3.6a released Mar-2025
File System: btrfs
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: Not Applicable
Other: None
Power Management: BIOS and OS set to prefer performance at the cost of additional power usage



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6781P 2.0 GHz processor)

SPECrate®2017_int_base = 731

SPECrate®2017_int_peak = Not Run

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Jun-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
500.perlbench_r	160	439	580	441	578	440	579							
502.gcc_r	160	428	530	426	532	426	532							
505.mcf_r	160	255	1010	255	1010	255	1010							
520.omnetpp_r	160	531	396	531	395	533	394							
523.xalancbmk_r	160	164	1030	165	1030	165	1020							
525.x264_r	160	169	1660	168	1670	169	1660							
531.deepsjeng_r	160	294	623	295	622	294	623							
541.leela_r	160	475	558	475	558	475	558							
548.exchange2_r	160	238	1760	239	1760	238	1760							
557.xz_r	160	511	338	512	338	512	337							

SPECrate®2017_int_base = 731

SPECrate®2017_int_peak = Not Run

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Environment Variables Notes

Environment variables set by runcpu before the start of the run:

LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/lib/ia32:/home/cpu2017/je5.0.1-32"
MALLOCONF = "retain:true"

General Notes

Binaries compiled on a system with 2x Intel Xeon Platinum 8280M CPU + 384GB RAM
memory using Red Hat Enterprise Linux 8.4
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3> /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6781P 2.0 GHz processor)

SPECrate®2017_int_base = 731

SPECrate®2017_int_peak = Not Run

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Jun-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024

General Notes (Continued)

is mitigated in the system as tested and documented.

Platform Notes

BIOS settings:

Hardware prefetcher set to Enabled
Adjacent cache line prefetcher set to Disabled
Patrol scrub set to Disabled
XPT prefetch set to Disabled
LLC prefetch set to Enabled
Enhanced CPU performance set to Auto
Intel SST-Performance Profile set to Profile0

Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6732 of 2022-11-07 fe91c89b7ed5c36ae2c92cc097bec197
running on c240m8-spec Thu Jun 26 03:28:32 2025

SUT (System Under Test) info as seen by some common utilities.

Table of contents

1. uname -a
2. w
3. Username
4. ulimit -a
5. sysinfo process ancestry
6. /proc/cpuinfo
7. lscpu
8. numactl --hardware
9. /proc/meminfo
10. who -r
11. Systemd service manager version: systemd 254 (254.10+suse.84.ge8d77af424)
12. Services, from systemctl list-unit-files
13. Linux kernel boot-time arguments, from /proc/cmdline
14. cpupower frequency-info
15. tuned-adm active
16. sysctl
17. /sys/kernel/mm/transparent_hugepage
18. /sys/kernel/mm/transparent_hugepage/khugepaged
19. OS release
20. Disk information
21. /sys/devices/virtual/dmi/id
22. dmidecode
23. BIOS

1. uname -a
Linux c240m8-spec 6.4.0-150600.21-default #1 SMP PREEMPT_DYNAMIC Thu May 16 11:09:22 UTC 2024 (36c1e09)
x86_64 x86_64 x86_64 GNU/Linux

2. w
03:28:32 up 5 min, 1 user, load average: 0.02, 0.12, 0.07
USER TTY FROM LOGIN@ IDLE JCPU PCPU WHAT
root tty1 - 03:25 8.00s 1.03s 0.01s -bash

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6781P 2.0 GHz processor)

SPECrate®2017_int_base = 731

SPECrate®2017_int_peak = Not Run

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Jun-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024

Platform Notes (Continued)

3. Username

From environment variable \$USER: root

4. ulimit -a

```
core file size          (blocks, -c) unlimited
data seg size           (kbytes, -d) unlimited
scheduling priority     (-e) 0
file size               (blocks, -f) unlimited
pending signals         (-i) 2060522
max locked memory       (kbytes, -l) 8192
max memory size         (kbytes, -m) unlimited
open files              (-n) 1024
pipe size               (512 bytes, -p) 8
POSIX message queues    (bytes, -q) 819200
real-time priority      (-r) 0
stack size              (kbytes, -s) unlimited
cpu time                (seconds, -t) unlimited
max user processes      (-u) 2060522
virtual memory          (kbytes, -v) unlimited
file locks              (-x) unlimited
```

5. sysinfo process ancestry

```
/usr/lib/systemd/systemd --switched-root --system --deserialize=42
login -- root
-bash
-bash
runcpu --nobuild --action validate --define default-platform-flags --define numcopies=160 -c
ic2024.1-lin-sapphirerapids-rate-20240308.cfg --define smt-on --define cores=80 --define physicalfirst
--define invoke_with_interleave --define drop_caches --tune base -n 3 -o all intrate
runcpu --nobuild --action validate --define default-platform-flags --define numcopies=160 --configfile
ic2024.1-lin-sapphirerapids-rate-20240308.cfg --define smt-on --define cores=80 --define physicalfirst
--define invoke_with_interleave --define drop_caches --tune base --iterations 3 --output_format all
--nopower --runmode rate --tune base --size refrate intrate --nopreenv --note-preenv --logfile
$SPEC/tmp/CPU2017.211/templogs/preenv.intrate.211.0.log --lognum 211.0 --from_runcpu 2
specperl $SPEC/bin/sysinfo
$SPEC = /home/cpu2017
```

6. /proc/cpuinfo

```
model name      : Intel(R) Xeon(R) 6781P
vendor_id      : GenuineIntel
cpu family     : 6
model          : 173
stepping       : 1
microcode      : 0xa0000c0
bugs           : spectre_v1 spectre_v2 spec_store_bypass swapgs bhi
cpu cores      : 80
siblings       : 160
1 physical ids (chips)
160 processors (hardware threads)
physical id 0: core ids 0-39,64-103
physical id 0: apicids 0-79,128-207
```

Caution: /proc/cpuinfo data regarding chips, cores, and threads is not necessarily reliable, especially for virtualized systems. Use the above data carefully.

7. lscpu

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6781P 2.0 GHz processor)

SPECrate®2017_int_base = 731

SPECrate®2017_int_peak = Not Run

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Jun-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024

Platform Notes (Continued)

From lscpu from util-linux 2.39.3:

```
Architecture:          x86_64
CPU op-mode(s):        32-bit, 64-bit
Address sizes:         46 bits physical, 57 bits virtual
Byte Order:            Little Endian
CPU(s):                160
On-line CPU(s) list:   0-159
Vendor ID:             GenuineIntel
BIOS Vendor ID:        Intel(R) Corporation
Model name:            Intel(R) Xeon(R) 6781P
BIOS Model name:       Intel(R) Xeon(R) 6781P   CPU @ 2.5GHz
BIOS CPU family:       179
CPU family:            6
Model:                 173
Thread(s) per core:    2
Core(s) per socket:    80
Socket(s):             1
Stepping:              1
CPU(s) scaling MHz:    24%
CPU max MHz:           3800.0000
CPU min MHz:           800.0000
BogoMIPS:              5000.00
Flags:                 fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat
                        pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx
                        pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good
                        nopl xtopology nonstop_tsc cpuid aperfmperf tsc_known_freq pni
                        pclmulqdq dtes64 monitor ds_cpl smx est tm2 ssse3 sdbg fma cx16 xtpr
                        pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer
                        aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb
                        cat_l3 cat_l2 cdp_l3 intel_ppin cdp_l2 ssbd mba ibrs ibpb stibp
                        ibrs_enhanced fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms
                        invpcid rtm cqm rdt_a avx512f avx512dq rdseed adx smap avx512ifma
                        clflushopt clwb intel_pt avx512cd sha_ni avx512bw avx512vl xsaveopt
                        xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total
                        cqm_mbm_local split_lock_detect user_shstk avx_vnni avx512_bf16
                        wbnoinvd dtherm ida arat pln pts hwp hwp_act_window hwp_epp
                        hwp_pkg_req hfi avx512vbmi umip pku ospke waitpkg avx512_vbmi2 gfni
                        vaes vpclmulqdq avx512_vnni avx512_bitalg tme avx512_vpopcntdq la57
                        rdpid bus_lock_detect cldemote movdiri movdir64b enqcmd fsrm md_clear
                        serialize tsxldtrk pconfig arch_lbr ibt amx_bf16 avx512_fp16 amx_tile
                        amx_int8 flush_l1d arch_capabilities
L1d cache:             3.8 MiB (80 instances)
L1i cache:             5 MiB (80 instances)
L2 cache:              160 MiB (80 instances)
L3 cache:              336 MiB (1 instance)
NUMA node(s):          2
NUMA node0 CPU(s):     0-39,80-119
NUMA node1 CPU(s):     40-79,120-159
Vulnerability Gather data sampling: Not affected
Vulnerability Itlb multihit:      Not affected
Vulnerability L1tf:               Not affected
Vulnerability Mds:                Not affected
Vulnerability Meltdown:           Not affected
Vulnerability Mmio stale data:    Not affected
Vulnerability Reg file data sampling: Not affected
Vulnerability Retbleed:           Not affected
Vulnerability Spec rstack overflow: Not affected
Vulnerability Spec store bypass:  Mitigation; Speculative Store Bypass disabled via prctl
Vulnerability Spectre v1:         Mitigation; usercopy/swapgs barriers and __user pointer sanitization
```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6781P 2.0 GHz processor)

SPECrate®2017_int_base = 731

SPECrate®2017_int_peak = Not Run

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Jun-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024

Platform Notes (Continued)

Vulnerability Spectre v2: Mitigation; Enhanced / Automatic IBRS; IBPB conditional; RSB filling; PBRSE-eIBRS Not affected; BHI BHI_DIS_S
Vulnerability Srbds: Not affected
Vulnerability Tsx async abort: Not affected

From lscpu --cache:

NAME	ONE-SIZE	ALL-SIZE	WAYS	TYPE	LEVEL	SETS	PHY-LINE	COHERENCY-SIZE
L1d	48K	3.8M	12	Data	1	64	1	64
L1i	64K	5M	16	Instruction	1	64	1	64
L2	2M	160M	16	Unified	2	2048	1	64
L3	336M	336M	16	Unified	3	344064	1	64

8. numactl --hardware

NOTE: a numactl 'node' might or might not correspond to a physical chip.

available: 2 nodes (0-1)
node 0 cpus: 0-39,80-119
node 0 size: 257208 MB
node 0 free: 256247 MB
node 1 cpus: 40-79,120-159
node 1 size: 257948 MB
node 1 free: 256813 MB
node distances:
node 0 1
0: 10 12
1: 12 10

9. /proc/meminfo

MemTotal: 527520476 kB

10. who -r

run-level 3 Jun 26 03:24

11. Systemd service manager version: systemd 254 (254.10+suse.84.ge8d77af424)

Default Target Status
multi-user running

12. Services, from systemctl list-unit-files

STATE	UNIT FILES
enabled	YaST2-Firstboot YaST2-Second-Stage apparmor auditd cron display-manager getty@ irqbalance issue-generator kbdsettings klog lvm2-monitor nsd postfix purge-kernels rollback rsyslog sep5 smartd sshd systemd-pstore wicked wickedd-auto4 wickedd-dhcp4 wickedd-dhcp6 wickedd-nanny
enabled-runtime	systemd-remount-fs
disabled	autofs autostart-initscripts blk-availability boot-sysctl ca-certificates chrony-wait chrontd console-getty cups cups-browsed debug-shell ebttables exchange-bmc-os-info firewallld fsidd gpm grub2-once haveged ipmi ipmievd issue-add-ssh-keys kexec-load lunmask man-db-create multipathd nfs nfs-blkmap rpcbind rpmconfigcheck rsyncd serial-getty@ smartd_generate_opts snmpd snmptrapd systemd-boot-check-no-failures systemd-confext systemd-network-generator systemd-sysexit systemd-time-wait-sync systemd-timesyncd tuned udisks2 vncserver@
indirect	systemd-userdbd wickedd

13. Linux kernel boot-time arguments, from /proc/cmdline

BOOT_IMAGE=/boot/vmlinuz-6.4.0-150600.21-default

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6781P 2.0 GHz processor)

SPECrate®2017_int_base = 731

SPECrate®2017_int_peak = Not Run

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Jun-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024

Platform Notes (Continued)

```
root=UUID=b8c00dfc-5a0d-44f3-8f1e-fc38481a7f9e
splash=silent
mitigations=auto
quiet
security=apparmor
```

14. cpupower frequency-info

analyzing CPU 122:

current policy: frequency should be within 800 MHz and 3.80 GHz.
The governor "performance" may decide which speed to use within this range.

boost state support:

Supported: yes

Active: yes

15. tuned-adm active

Current active profile: latency-performance

16. sysctl

```
kernel.numa_balancing          1
kernel.randomize_va_space      2
vm.compaction_proactiveness    20
vm.dirty_background_bytes      0
vm.dirty_background_ratio      3
vm.dirty_bytes                  0
vm.dirty_expire_centisecs      3000
vm.dirty_ratio                  20
vm.dirty_writeback_centisecs   500
vm.dirtytime_expire_seconds    43200
vm.extfrag_threshold            500
vm.min_unmapped_ratio          1
vm.nr_hugepages                 0
vm.nr_hugepages_mempolicy      0
vm.nr_overcommit_hugepages     0
vm.swappiness                    10
vm.watermark_boost_factor      15000
vm.watermark_scale_factor       10
vm.zone_reclaim_mode           0
```

17. /sys/kernel/mm/transparent_hugepage

```
defrag          always defer defer+madvise [madvise] never
enabled         [always] madvise never
hpage_pmd_size  2097152
shmem_enabled   always within_size advise [never] deny force
```

18. /sys/kernel/mm/transparent_hugepage/khugepaged

```
alloc_sleep_millisecs  60000
defrag                  1
max_ptes_none           511
max_ptes_shared         256
max_ptes_swap           64
pages_to_scan           4096
scan_sleep_millisecs    10000
```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6781P 2.0 GHz processor)

SPECrate®2017_int_base = 731

SPECrate®2017_int_peak = Not Run

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Jun-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024

Platform Notes (Continued)

19. OS release
From /etc/*-release /etc/*-version
os-release SUSE Linux Enterprise Server 15 SP6
-
20. Disk information
SPEC is set to: /home/cpu2017
Filesystem Type Size Used Avail Use% Mounted on
/dev/sda2 btrfs 224G 33G 187G 15% /home
-
21. /sys/devices/virtual/dmi/id
Vendor: Cisco Systems Inc
Product: UCSC-C240-M8SX
Serial: WZP28449TNB
-
22. dmidecode
Additional information from dmidecode 3.4 follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
Memory:
8x 0xCE00 M321R8GA0PB2-CCPPC 64 GB 2 rank 6400
-
23. BIOS
(This section combines info from /sys/devices and dmidecode.)
BIOS Vendor: Cisco Systems, Inc.
BIOS Version: C240M8.4.3.6a.0.0319250402
BIOS Date: 03/19/2025
BIOS Revision: 5.35

Compiler Version Notes

=====
C | 500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base) 525.x264_r(base) 557.xz_r(base)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2024.1.0 Build 20240308
Copyright (C) 1985-2024 Intel Corporation. All rights reserved.

=====
C++ | 520.omnetpp_r(base) 523.xalancbmk_r(base) 531.deepsjeng_r(base) 541.leela_r(base)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2024.1.0 Build 20240308
Copyright (C) 1985-2024 Intel Corporation. All rights reserved.

=====
Fortran | 548.exchange2_r(base)

Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version 2024.1.0 Build 20240308
Copyright (C) 1985-2024 Intel Corporation. All rights reserved.



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6781P 2.0 GHz processor)

SPECrate®2017_int_base = 731

SPECrate®2017_int_peak = Not Run

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Jun-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024

Base Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifx

Base Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64

502.gcc_r: -DSPEC_LP64

505.mcf_r: -DSPEC_LP64

520.omnetpp_r: -DSPEC_LP64

523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX

525.x264_r: -DSPEC_LP64

531.deepsjeng_r: -DSPEC_LP64

541.leela_r: -DSPEC_LP64

548.exchange2_r: -DSPEC_LP64

557.xz_r: -DSPEC_LP64

Base Optimization Flags

C benchmarks:

-w -std=c11 -m64 -Wl,-z,muldefs -xsapphirerapids -O3 -ffast-math

-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4

-L/opt/intel/oneapi/compiler/2024.1/lib -lqkmalloc

C++ benchmarks:

-w -std=c++14 -m64 -Wl,-z,muldefs -xsapphirerapids -O3 -ffast-math

-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4

-L/opt/intel/oneapi/compiler/2024.1/lib -lqkmalloc

Fortran benchmarks:

-w -m64 -Wl,-z,muldefs -xsapphirerapids -O3 -ffast-math -flto

-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4

-nostandard-realloc-lhs -align array32byte -auto

-L/opt/intel/oneapi/compiler/2024.1/lib -lqkmalloc



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M8 (Intel Xeon 6781P 2.0 GHz processor)

SPECrate®2017_int_base = 731

SPECrate®2017_int_peak = Not Run

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Jun-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic2024-official-linux64.2025-06-17.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V2.3-GNR-revM.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic2024-official-linux64.2025-06-17.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V2.3-GNR-revM.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.9 on 2025-06-26 06:28:32-0400.

Report generated on 2025-12-03 14:25:37 by CPU2017 PDF formatter v6716.

Originally published on 2025-12-02.