SPEC Seal of Reviewal CINT2000 Result
Copyright © 1999-2005 Standard Performance Evaluation Corporation
Supermicro
Motherboard X7DBR-8( 1.60GHz, Intel Xeon E5310 processor)
SPECint2000 = 1704     
SPECint_base2000 = 1700     
SPEC license # 001176 Tested by: Supermicro Test date: Nov-2006 Hardware Avail: Nov-2006 Software Avail: Mar-2006
Benchmark Reference
Time		 Base
Runtime		 Base
Ratio		 Runtime Ratio Graph Scale
164.gzip 1400 140    998     140    1001      164.gzip base result bar (998)
164.gzip peak result bar (1001)
175.vpr 1400 111    1258      109    1287      175.vpr base result bar (1258)
175.vpr peak result bar (1287)
176.gcc 1100 60.0  1834      60.0  1834      176.gcc base result bar (1834)
176.gcc peak result bar (1834)
181.mcf 1800 62.6  2876      62.6  2876      181.mcf base result bar (2876)
181.mcf peak result bar (2876)
186.crafty 1000 67.9  1474      67.8  1474      186.crafty base result bar (1474)
186.crafty peak result bar (1474)
197.parser 1800 145    1244      145    1242      197.parser base result bar (1244)
197.parser peak result bar (1242)
252.eon 1300 62.3  2086      62.1  2093      252.eon base result bar (2086)
252.eon peak result bar (2093)
253.perlbmk 1800 92.1  1954      92.3  1951      253.perlbmk base result bar (1954)
253.perlbmk peak result bar (1951)
254.gap 1100 63.8  1723      63.8  1723      254.gap base result bar (1723)
254.gap peak result bar (1723)
255.vortex 1900 65.5  2899      65.5  2899      255.vortex base result bar (2899)
255.vortex peak result bar (2899)
256.bzip2 1500 117    1286      117    1282      256.bzip2 base result bar (1286)
256.bzip2 peak result bar (1282)
300.twolf 3000 163    1840      163    1840      300.twolf base result bar (1840)
300.twolf peak result bar (1840)
SPECint_base2000 1700       
  SPECint2000 1704       

Hardware
Hardware Vendor: Supermicro
Model Name: Motherboard X7DBR-8( 1.60GHz, Intel Xeon E5310 processor)
CPU: Intel Xeon E5310 processor ( 1.60 GHz,1066MHz bus)
CPU MHz: 1600
FPU: Integrated
CPU(s) enabled: 4 cores, 1 chip, 4 cores/chip
CPU(s) orderable: 1 chip
Parallel: N/A
Primary Cache: 32KBI + 32KBD on chip per core
Secondary Cache: 8MB(I+D) on chip, per chip (4MB shared per 2 cores)
L3 Cache: N/A
Other Cache: N/A
Memory: 8 X 2GB DDR2 ECC CL5 667MHz FBDIMM
Disk Subsystem: 1 X Seagate Barracuda 120GB 7200 RPM
Other Hardware: N/A
Software
Operating System: Windows Server 2003 Enterprise Edition 32-bits w/ SP1
Compiler: Intel C++ Compiler 9.1 for 32-bit applications
Build 20060323Z Package ID: W_CC_P_9.1.020
Microsoft Visual Studio 2005(for libraries)
SmartHeap Library Version 8.0 from http://www.microquill.com/
File System: NTFS
System State: Default
Notes / Tuning Information 
 +FDO: PASS1=-Qprof_gen  PASS2=-Qprof_use
 Base tuning for C programs:   -fast +FDO shlW32M.lib
 Base tuning for C++ programs: -fast -Qcxx_features +FDO shlW32M.lib
 Portability flags:
 176.gcc: -Dalloca=_alloca /F10000000
 186.crafy: -DNT_i386
 252.eon:     -DHAS_ERRLIST
 253.perlbmk: -DSPEC_CPU2000_NTOS -DPERLDLL /MT
 254.gap: -DSYS_HAS_CALLOC_PROTO -DSYS_HAS_MALLOC_PROTO
 Peak tuning:
 164.gzip:     -fast -Qansi_alias -Oa  +FDO 
 175.vpr:      -fast -Qansi_alias +FDO 
 176.gcc:      basepeak=yes
 181.mcf:      basepeak=yes
 186.crafty:   -fast -Qansi_alias -Oa +FDO  
 197.parser:   -fast -Qansi_alias  +FDO
 252.eon:      -fast +FDO
 253.perlbmk:  -fast -Qansi_alias +FDO shlW32M.lib
 254.gap:      basepeak=yes
 255.vortex    basepeak=yes
 256.bzip2:   -fast -Oa -Qunroll1 +FDO
 300.twolf:    -fast -O3 +FDO shlW32M.lib
      
      Tested systems can be used with SC816S-R700 case, 
      To ensure system stability, a 500W (minimum) ATX power supply [4-pin (+12V), 8-pin (+12V) and 24-pin are required]
      Product description located as of http://www.supermicro.com/products/motherboard/Xeon1333/5000P/X7DBR-8.cfm
      The system bus runs at 1066 MHz 
      shlw32m-80.lib is the V8.0 SmartHeap library renamed to co-exist with older versions

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org
Copyright © 1999-2005 Standard Performance Evaluation Corporation

First published at SPEC.org on 30-Nov-2006

Generated on Wed Dec 6 13:29:27 2006 by SPEC CPU2000 HTML formatter v1.01