



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Silver 4214,  
2.20GHz)

**SPECSpeed®2017\_int\_base = 8.32**

**SPECSpeed®2017\_int\_peak = 8.50**

CPU2017 License: 9019


**Test Date:** Aug-2019

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Apr-2019

**Tested by:** Cisco Systems

**Software Availability:** May-2019



### Hardware

CPU Name: Intel Xeon Silver 4214  
 Max MHz: 3200  
 Nominal: 2200  
 Enabled: 24 cores, 2 chips  
 Orderable: 1,2 Chips  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 1 MB I+D on chip per core  
 L3: 16.5 MB I+D on chip per chip  
 Other: None  
 Memory: 768 GB (24 x 32 GB 2Rx4 PC4-2933V-R,  
 running at 2400)  
 Storage: 1 x 1.9 TB SSD SAS  
 Other: None

### Software

OS: SUSE Linux Enterprise Server 15 (x86\_64)  
 4.12.14-23-default  
 Compiler: C/C++: Version 19.0.4.227 of Intel C/C++  
 Compiler for Linux;  
 Fortran: Version 19.0.4.227 of Intel Fortran  
 Compiler for Linux  
 Parallel: Yes  
 Firmware: Version 4.0.4d released May-2019  
 File System: xfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: 64-bit  
 Other: jemalloc memory allocator V5.0.1  
 Power Management: --



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Silver 4214,  
2.20GHz)

**SPECspeed®2017\_int\_base = 8.32**

**SPECspeed®2017\_int\_peak = 8.50**

CPU2017 License: 9019

Test Date: Aug-2019

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2019

Tested by: Cisco Systems

Software Availability: May-2019

## Results Table

Benchmark	Base								Peak							
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
600.perlbench_s	24	<b>314</b>	<b>5.66</b>	313	5.67	314	5.65	24	269	6.59	271	6.56	<b>271</b>	<b>6.56</b>		
602.gcc_s	24	<b>488</b>	<b>8.15</b>	486	8.19	491	8.12	24	472	8.43	477	8.35	<b>474</b>	<b>8.40</b>		
605.mcf_s	24	436	10.8	<b>436</b>	<b>10.8</b>	437	10.8	24	435	10.8	<b>435</b>	<b>10.8</b>	434	10.9		
620.omnetpp_s	24	288	5.67	286	5.70	<b>287</b>	<b>5.68</b>	24	282	5.79	285	5.72	<b>283</b>	<b>5.76</b>		
623.xalancbmk_s	24	137	10.4	<b>137</b>	<b>10.3</b>	138	10.3	24	138	10.3	<b>137</b>	<b>10.3</b>	137	10.3		
625.x264_s	24	<b>150</b>	<b>11.8</b>	150	11.8	150	11.8	24	150	11.8	150	11.8	<b>150</b>	<b>11.8</b>		
631.deepsjeng_s	24	310	4.62	<b>309</b>	<b>4.63</b>	308	4.65	24	308	4.65	309	4.63	<b>309</b>	<b>4.64</b>		
641.leela_s	24	435	3.93	<b>435</b>	<b>3.93</b>	435	3.93	24	435	3.92	434	3.93	<b>435</b>	<b>3.92</b>		
648.exchange2_s	24	<b>216</b>	<b>13.6</b>	215	13.7	216	13.6	24	216	13.6	215	13.7	<b>215</b>	<b>13.7</b>		
657.xz_s	24	331	18.7	<b>331</b>	<b>18.7</b>	331	18.7	24	327	18.9	328	18.9	327	18.9		
SPECspeed®2017_int_base =				8.32												
SPECspeed®2017_int_peak =				8.50												

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## General Notes

Environment variables set by runcpu before the start of the run:

KMP\_AFFINITY = "granularity=fine,scatter"

LD\_LIBRARY\_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"

OMP\_STACKSIZE = "192M"

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM  
memory using Redhat Enterprise Linux 7.5

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

```
sync; echo 3> /proc/sys/vm/drop_caches
```

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation

built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5  
sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Silver 4214,  
2.20GHz)

SPECspeed®2017\_int\_base = 8.32

SPECspeed®2017\_int\_peak = 8.50

CPU2017 License: 9019

Test Date: Aug-2019

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2019

Tested by: Cisco Systems

Software Availability: May-2019

## Platform Notes

### BIOS Settings:

Intel HyperThreading Technology set to Disabled

CPU performance set to Enterprise

Power Performance Tuning set to OS Controls

SNC set to Disabled

Patrol Scrub set to Disabled

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r5974 of 2018-05-19 9bcde8f2999c33d61f64985e45859ea9

running on linux-3c6s Wed Aug 28 18:50:22 2019

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

```
model name : Intel(R) Xeon(R) Silver 4214 CPU @ 2.20GHz
  2 "physical id"s (chips)
  24 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  cpu cores : 12
  siblings : 12
  physical 0: cores 0 1 2 3 4 5 8 9 10 11 12 13
  physical 1: cores 0 1 2 3 4 5 8 9 10 11 12 13
```

From lscpu:

```
Architecture:           x86_64
CPU op-mode(s):        32-bit, 64-bit
Byte Order:            Little Endian
CPU(s):                24
On-line CPU(s) list:  0-23
Thread(s) per core:   1
Core(s) per socket:   12
Socket(s):             2
NUMA node(s):          2
Vendor ID:             GenuineIntel
CPU family:            6
Model:                 85
Model name:            Intel(R) Xeon(R) Silver 4214 CPU @ 2.20GHz
Stepping:               6
CPU MHz:                2200.000
CPU max MHz:            3200.0000
CPU min MHz:            1000.0000
BogoMIPS:                4400.00
Virtualization:         VT-x
L1d cache:               32K
L1i cache:               32K
```

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Silver 4214,  
2.20GHz)

SPECspeed®2017\_int\_base = 8.32

SPECspeed®2017\_int\_peak = 8.50

CPU2017 License: 9019

Test Date: Aug-2019

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2019

Tested by: Cisco Systems

Software Availability: May-2019

## Platform Notes (Continued)

L2 cache: 1024K  
L3 cache: 16896K  
NUMA node0 CPU(s): 0-11  
NUMA node1 CPU(s): 12-23  
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant\_tsc art arch\_perfmon pebs bts rep\_good nopl xtTopology nonstop\_tsc cpuid aperfmpf tsc\_known\_freq pni pclmulqdq dtes64 monitor ds\_cpl vmx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4\_1 sse4\_2 x2apic movbe popcnt tsc\_deadline\_timer aes xsave avx f16c rdrand lahf\_lm abm 3dnowprefetch cpuid\_fault epb cat\_13 cdp\_13 invpcid\_single intel\_ppin mba tpr\_shadow vnmi flexpriority ept vpid fsgsbase tsc\_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx rdt\_a avx512f avx512dq rdseed adx smap clflushopt clwb intel\_pt avx512cd avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves cqm\_llc cqm\_occup\_llc cqm\_mbm\_total cqm\_mbm\_local ibpb ibrs stibp dtherm ida arat pln pts hwp hwp\_act\_window hwp\_epp hwp\_pkg\_req pku ospke avx512\_vnni arch\_capabilities ssbd

/proc/cpuinfo cache data  
cache size : 16896 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

available: 2 nodes (0-1)  
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11  
node 0 size: 385605 MB  
node 0 free: 385099 MB  
node 1 cpus: 12 13 14 15 16 17 18 19 20 21 22 23  
node 1 size: 387057 MB  
node 1 free: 386586 MB  
node distances:  
node 0 1  
0: 10 21  
1: 21 10

From /proc/meminfo  
MemTotal: 791206944 kB  
HugePages\_Total: 0  
Hugepagesize: 2048 kB

From /etc/\*release\* /etc/\*version\*  
os-release:  
NAME="SLES"  
VERSION="15"  
VERSION\_ID="15"  
PRETTY\_NAME="SUSE Linux Enterprise Server 15"  
ID="sles"  
ID\_LIKE="suse"

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Silver 4214,  
2.20GHz)

SPECspeed®2017\_int\_base = 8.32

SPECspeed®2017\_int\_peak = 8.50

CPU2017 License: 9019

Test Date: Aug-2019

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2019

Tested by: Cisco Systems

Software Availability: May-2019

## Platform Notes (Continued)

```
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15"
```

```
uname -a:
```

```
Linux linux-3c6s 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
x86_64 x86_64 x86_64 GNU/Linux
```

Kernel self-reported vulnerability status:

```
CVE-2017-5754 (Meltdown): Not affected
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation,
IBPB, IBRS_FW
```

```
run-level 3 Aug 28 18:48
```

```
SPEC is set to: /home/cpu2017
```

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/sda1	xfs	224G	20G	204G	9%	/

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

```
BIOS Cisco Systems, Inc. C240M5.4.0.4d.0.0506190827 05/06/2019
```

```
Memory:
```

```
24x 0xCE00 M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2400
```

(End of data from sysinfo program)

## Compiler Version Notes

```
=====
C      | 600.perlbench_s(base, peak) 602.gcc_s(base, peak) 605.mcf_s(base,
      | peak) 625.x264_s(base, peak) 657.xz_s(base, peak)
=====
```

```
=====
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
=====
```

```
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
=====
```

```
=====
C++     | 620.omnetpp_s(base, peak) 623.xalancbmk_s(base, peak)
      | 631.deepsjeng_s(base, peak) 641.leela_s(base, peak)
=====
```

```
=====
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
=====
```

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Silver 4214,  
2.20GHz)

**SPECspeed®2017\_int\_base = 8.32**

**SPECspeed®2017\_int\_peak = 8.50**

**CPU2017 License:** 9019

**Test Date:** Aug-2019

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Apr-2019

**Tested by:** Cisco Systems

**Software Availability:** May-2019

## Compiler Version Notes (Continued)

Version 19.0.4.227 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

=====  
Fortran | 648.exchange2\_s(base, peak)

=====  
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.4.227 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

## Base Compiler Invocation

C benchmarks:

icc -m64 -std=c11

C++ benchmarks:

icpc -m64

Fortran benchmarks:

ifort -m64

## Base Portability Flags

600.perlbench\_s: -DSPEC\_LP64 -DSPEC\_LINUX\_X64

602.gcc\_s: -DSPEC\_LP64

605.mcf\_s: -DSPEC\_LP64

620.omnetpp\_s: -DSPEC\_LP64

623.xalancbmk\_s: -DSPEC\_LP64 -DSPEC\_LINUX

625.x264\_s: -DSPEC\_LP64

631.deepsjeng\_s: -DSPEC\_LP64

641.leela\_s: -DSPEC\_LP64

648.exchange2\_s: -DSPEC\_LP64

657.xz\_s: -DSPEC\_LP64

## Base Optimization Flags

C benchmarks:

-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-fopt-mem-layout-trans=4 -fopenmp -DSPEC\_OPENMP

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Silver 4214,  
2.20GHz)

**SPECspeed®2017\_int\_base = 8.32**

**SPECspeed®2017\_int\_peak = 8.50**

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Aug-2019

**Hardware Availability:** Apr-2019

**Software Availability:** May-2019

## Base Optimization Flags (Continued)

C benchmarks (continued):

```
-L/usr/local/jet5.0.1-64/lib -ljemalloc
```

C++ benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=4  
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64  
-lgkmalloc
```

Fortran benchmarks:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-mem-layout-trans=4  
-nostandard-realloc-lhs
```

## Peak Compiler Invocation

C benchmarks:

```
icc -m64 -std=c11
```

C++ benchmarks:

```
icpc -m64
```

Fortran benchmarks:

```
ifort -m64
```

## Peak Portability Flags

Same as Base Portability Flags

## Peak Optimization Flags

C benchmarks:

```
600.perlbench_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -O2  
-xCORE-AVX512 -qopt-mem-layout-trans=4 -ipo -O3  
-no-prec-div -DSPEC_SUPPRESS_OPENMP -qopenmp  
-DSPEC_OPENMP -fno-strict-overflow  
-L/usr/local/jet5.0.1-64/lib -ljemalloc
```

```
602.gcc_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -O2  
-xCORE-AVX512 -qopt-mem-layout-trans=4 -ipo -O3
```

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Silver 4214,  
2.20GHz)

SPECspeed®2017\_int\_base = 8.32

SPECspeed®2017\_int\_peak = 8.50

CPU2017 License: 9019

Test Date: Aug-2019

Test Sponsor: Cisco Systems

Hardware Availability: Apr-2019

Tested by: Cisco Systems

Software Availability: May-2019

## Peak Optimization Flags (Continued)

602.gcc\_s (continued):

```
-no-prec-div -DSPEC_SUPPRESS_OPENMP  
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

605.mcf\_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo  
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4  
-DSPEC\_SUPPRESS\_OPENMP -qopenmp -DSPEC\_OPENMP  
-L/usr/local/je5.0.1-64/lib -ljemalloc

625.x264\_s: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=4 -qopenmp -DSPEC\_OPENMP  
-L/usr/local/je5.0.1-64/lib -ljemalloc

657.xz\_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -O2  
-xCORE-AVX512 -qopt-mem-layout-trans=4 -ipo -O3  
-no-prec-div -DSPEC\_SUPPRESS\_OPENMP -qopenmp  
-DSPEC\_OPENMP -L/usr/local/je5.0.1-64/lib -ljemalloc

C++ benchmarks:

620.omnetpp\_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo  
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4  
-DSPEC\_SUPPRESS\_OPENMP  
-L/usr/local/IntelCompiler19/compilers\_and\_libraries\_2019.4.227/linux/compiler/lib/intel64  
-lqkalloc

623.xalancbmk\_s: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=4  
-L/usr/local/IntelCompiler19/compilers\_and\_libraries\_2019.4.227/linux/compiler/lib/intel64  
-lqkalloc

631.deepsjeng\_s: Same as 623.xalancbmk\_s

641.leela\_s: Same as 623.xalancbmk\_s

Fortran benchmarks:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-mem-layout-trans=4  
-nostandard-realloc-lhs
```

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic19.0ul-official-linux64.2019-07-09.html>  
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.2019-07-31.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic19.0ul-official-linux64.2019-07-09.xml>  
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.2019-07-31.xml>



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Silver 4214,  
2.20GHz)

SPECspeed®2017\_int\_base = 8.32

SPECspeed®2017\_int\_peak = 8.50

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Aug-2019

**Hardware Availability:** Apr-2019

**Software Availability:** May-2019

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.0.5 on 2019-08-28 09:20:21-0400.

Report generated on 2020-07-02 19:17:52 by CPU2017 PDF formatter v6255.

Originally published on 2019-09-19.